OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-ge-hpe-mini/] [wave.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate -divider LEON3MINI
4
add wave -noupdate -format Logic /testbench/d3/resetn
5
add wave -noupdate -format Logic /testbench/d3/resoutn
6
add wave -noupdate -format Logic /testbench/d3/clk
7
add wave -noupdate -format Logic /testbench/d3/errorn
8
add wave -noupdate -format Literal /testbench/d3/address
9
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/data
10
add wave -noupdate -format Literal /testbench/d3/ramsn
11
add wave -noupdate -format Literal /testbench/d3/ramoen
12
add wave -noupdate -format Literal /testbench/d3/rwen
13
add wave -noupdate -format Literal /testbench/d3/rben
14
add wave -noupdate -format Literal /testbench/d3/romsn
15
add wave -noupdate -format Logic /testbench/d3/iosn
16
add wave -noupdate -format Logic /testbench/d3/oen
17
add wave -noupdate -format Logic /testbench/d3/read
18
add wave -noupdate -format Logic /testbench/d3/writen
19
add wave -noupdate -format Literal /testbench/d3/sdcke
20
add wave -noupdate -format Literal /testbench/d3/sdcsn
21
add wave -noupdate -format Logic /testbench/d3/sdwen
22
add wave -noupdate -format Logic /testbench/d3/sdrasn
23
add wave -noupdate -format Logic /testbench/d3/sdcasn
24
add wave -noupdate -format Literal /testbench/d3/sddqm
25
add wave -noupdate -format Literal /testbench/d3/sdclk
26
add wave -noupdate -format Literal /testbench/d3/sdba
27
add wave -noupdate -format Logic /testbench/d3/dsuen
28
add wave -noupdate -format Logic /testbench/d3/dsutx
29
add wave -noupdate -format Logic /testbench/d3/dsurx
30
add wave -noupdate -format Logic /testbench/d3/dsuactn
31
add wave -noupdate -format Logic /testbench/d3/rxd1
32
add wave -noupdate -format Logic /testbench/d3/txd1
33
add wave -noupdate -format Logic /testbench/d3/emdio
34
add wave -noupdate -format Logic /testbench/d3/etx_clk
35
add wave -noupdate -format Logic /testbench/d3/erx_clk
36
add wave -noupdate -format Literal /testbench/d3/erxd
37
add wave -noupdate -format Logic /testbench/d3/erx_dv
38
add wave -noupdate -format Logic /testbench/d3/erx_er
39
add wave -noupdate -format Logic /testbench/d3/erx_col
40
add wave -noupdate -format Logic /testbench/d3/erx_crs
41
add wave -noupdate -format Literal /testbench/d3/etxd
42
add wave -noupdate -format Logic /testbench/d3/etx_en
43
add wave -noupdate -format Logic /testbench/d3/etx_er
44
add wave -noupdate -format Logic /testbench/d3/emdc
45
add wave -noupdate -format Logic /testbench/d3/emddis
46
add wave -noupdate -format Logic /testbench/d3/epwrdwn
47
add wave -noupdate -format Logic /testbench/d3/ereset
48
add wave -noupdate -format Logic /testbench/d3/esleep
49
add wave -noupdate -format Logic /testbench/d3/epause
50
add wave -noupdate -format Literal /testbench/d3/vcc
51
add wave -noupdate -format Literal /testbench/d3/gnd
52
add wave -noupdate -format Literal /testbench/d3/memi
53
add wave -noupdate -format Literal /testbench/d3/memo
54
add wave -noupdate -format Literal /testbench/d3/wpo
55
add wave -noupdate -format Literal /testbench/d3/sdi
56
add wave -noupdate -format Literal /testbench/d3/sdo
57
add wave -noupdate -format Literal /testbench/d3/sdo2
58
add wave -noupdate -format Literal /testbench/d3/sdo3
59
add wave -noupdate -format Literal /testbench/d3/apbi
60
add wave -noupdate -format Literal /testbench/d3/apbo
61
add wave -noupdate -format Literal /testbench/d3/ahbsi
62
add wave -noupdate -format Literal /testbench/d3/ahbso
63
add wave -noupdate -format Literal /testbench/d3/ahbmi
64
add wave -noupdate -format Literal /testbench/d3/ahbmo
65
add wave -noupdate -format Logic /testbench/d3/clkm
66
add wave -noupdate -format Logic /testbench/d3/rstn
67
add wave -noupdate -format Logic /testbench/d3/sdclkl
68
add wave -noupdate -format Literal /testbench/d3/cgi
69
add wave -noupdate -format Literal /testbench/d3/cgo
70
add wave -noupdate -format Literal /testbench/d3/u1i
71
add wave -noupdate -format Literal /testbench/d3/dui
72
add wave -noupdate -format Literal /testbench/d3/u1o
73
add wave -noupdate -format Literal /testbench/d3/duo
74
add wave -noupdate -format Literal /testbench/d3/irqi
75
add wave -noupdate -format Literal /testbench/d3/irqo
76
add wave -noupdate -format Literal /testbench/d3/dbgi
77
add wave -noupdate -format Literal /testbench/d3/dbgo
78
add wave -noupdate -format Literal /testbench/d3/dsui
79
add wave -noupdate -format Literal /testbench/d3/dsuo
80
add wave -noupdate -format Literal /testbench/d3/ethi
81
add wave -noupdate -format Literal /testbench/d3/ethi1
82
add wave -noupdate -format Literal /testbench/d3/ethi2
83
add wave -noupdate -format Literal /testbench/d3/etho
84
add wave -noupdate -format Literal /testbench/d3/etho1
85
add wave -noupdate -format Literal /testbench/d3/etho2
86
add wave -noupdate -format Literal /testbench/d3/gpti
87
add wave -noupdate -format Literal /testbench/d3/sa
88
add wave -noupdate -format Literal /testbench/d3/sd
89
add wave -noupdate -format Literal /testbench/d3/edcli
90
add wave -noupdate -format Logic /testbench/d3/dsubre
91
add wave -noupdate -format Logic /testbench/d3/dsuact
92
add wave -noupdate -format Logic /testbench/d3/oen_ctrl
93
add wave -noupdate -format Logic /testbench/d3/sdram_selected
94
add wave -noupdate -divider HPIRAM
95
add wave -noupdate -format Logic -radix hexadecimal /testbench/hpi_ram_1/clk
96
add wave -noupdate -format Literal -radix hexadecimal /testbench/hpi_ram_1/address
97
add wave -noupdate -format Literal -radix hexadecimal /testbench/hpi_ram_1/datain
98
add wave -noupdate -format Literal -radix hexadecimal /testbench/hpi_ram_1/dataout
99
add wave -noupdate -format Logic -radix hexadecimal /testbench/hpi_ram_1/writen
100
add wave -noupdate -format Logic -radix hexadecimal /testbench/hpi_ram_1/readn
101
add wave -noupdate -format Logic -radix hexadecimal /testbench/hpi_ram_1/csn
102
add wave -noupdate -format Literal -radix hexadecimal /testbench/hpi_ram_1/memarr
103
add wave -noupdate -format Literal -radix hexadecimal /testbench/hpi_ram_1/data_reg
104
add wave -noupdate -format Literal -radix hexadecimal /testbench/hpi_ram_1/mailbox_reg
105
add wave -noupdate -format Literal -radix hexadecimal /testbench/hpi_ram_1/address_reg
106
add wave -noupdate -format Literal -radix hexadecimal /testbench/hpi_ram_1/status_reg
107
add wave -noupdate -divider AHB2HPI
108
add wave -noupdate -format Logic -radix hexadecimal /testbench/d3/ahb2hpi2_1/hclk
109
add wave -noupdate -format Logic -radix hexadecimal /testbench/d3/ahb2hpi2_1/hresetn
110
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahb2hpi2_1/ahbso
111
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahb2hpi2_1/ahbsi
112
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahb2hpi2_1/addr
113
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahb2hpi2_1/wdata
114
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahb2hpi2_1/rdata
115
add wave -noupdate -format Logic -radix hexadecimal /testbench/d3/ahb2hpi2_1/ncs
116
add wave -noupdate -format Logic -radix hexadecimal /testbench/d3/ahb2hpi2_1/nwr
117
add wave -noupdate -format Logic -radix hexadecimal /testbench/d3/ahb2hpi2_1/nrd
118
add wave -noupdate -format Logic -radix hexadecimal /testbench/d3/ahb2hpi2_1/int
119
add wave -noupdate -format Logic -radix hexadecimal /testbench/d3/ahb2hpi2_1/dbg_equal
120
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahb2hpi2_1/c
121
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahb2hpi2_1/r
122
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahb2hpi2_1/rr
123
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahb2hpi2_1/in_data_probe
124
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahb2hpi2_1/out_data_probe
125
add wave -noupdate -format Logic -radix hexadecimal /testbench/d3/ahb2hpi2_1/equality_probe
126
add wave -noupdate -divider DAC_AHB
127
add wave -noupdate -format Logic -radix hexadecimal /testbench/d3/dac_ahb_1/rst
128
add wave -noupdate -format Logic -radix hexadecimal /testbench/d3/dac_ahb_1/clk
129
add wave -noupdate -format Literal -radix hexadecimal -expand /testbench/d3/dac_ahb_1/ahbsi
130
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/dac_ahb_1/ahbso
131
add wave -noupdate -format Logic -radix hexadecimal /testbench/d3/dac_ahb_1/dac_out
132
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/dac_ahb_1/r
133
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/dac_ahb_1/c
134
add wave -noupdate -format Logic -radix hexadecimal /testbench/d3/dac_ahb_1/ramsel
135
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/dac_ahb_1/write
136
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/dac_ahb_1/ramaddr
137
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/dac_ahb_1/ramdata
138
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/dac_ahb_1/memarr
139
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/dac_ahb_1/ra
140
add wave -noupdate -format Logic -radix hexadecimal /testbench/d3/dac_ahb_1/rstp
141
add wave -noupdate -divider {DAC SigDelt}
142
add wave -noupdate -format Logic /testbench/d3/dac_ahb_1/sigdelt_1/reset
143
add wave -noupdate -format Logic /testbench/d3/dac_ahb_1/sigdelt_1/clock
144
add wave -noupdate -format Literal /testbench/d3/dac_ahb_1/sigdelt_1/dac_in
145
add wave -noupdate -format Logic /testbench/d3/dac_ahb_1/sigdelt_1/dac_out
146
add wave -noupdate -format Literal /testbench/d3/dac_ahb_1/sigdelt_1/delta
147
add wave -noupdate -format Literal /testbench/d3/dac_ahb_1/sigdelt_1/state
148
add wave -noupdate -divider LEON3S
149
add wave -noupdate -format Literal -radix hexadecimal -expand /testbench/d3/cpu__0/u0/ahbi
150
add wave -noupdate -format Literal -radix hexadecimal -expand /testbench/d3/cpu__0/u0/ahbo
151
add wave -noupdate -divider {Memory Controller}
152
add wave -noupdate -format Literal -radix hexadecimal -expand /testbench/d3/mg2/sr1/ahbsi
153
add wave -noupdate -format Literal -radix hexadecimal -expand /testbench/d3/mg2/sr1/ahbso
154
TreeUpdate [SetDefaultTree]
155
WaveRestoreCursors {{Cursor 1} {3465000 ps} 0}
156
configure wave -namecolwidth 150
157
configure wave -valuecolwidth 100
158
configure wave -justifyvalue left
159
configure wave -signalnamewidth 1
160
configure wave -snapdistance 10
161
configure wave -datasetprefix 0
162
configure wave -rowmargin 4
163
configure wave -childrowmargin 2
164
configure wave -gridoffset 0
165
configure wave -gridperiod 1
166
configure wave -griddelta 40
167
configure wave -timeline 0
168
update
169
WaveRestoreZoom {50050 ns} {71050 ns}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.