OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-gr-cpci-ax/] [config.in] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
#
2
# LEON3 configuration written in linux configuration language
3
#
4
# Written by Jiri Gaisler, Gaisler Research
5
#
6
# Comments and bug reports to jiri@gaisler.com
7
#
8
#
9
 
10
define_bool CONFIG_MCTRL_RMW y
11
define_bool CONFIG_SYN_AXCEL y
12
 
13
mainmenu_name "LEON3AX Design Configuration"
14
 
15
mainmenu_name "LEON3MP Design Configuration"
16
 
17
mainmenu_option next_comment
18
  comment 'Synthesis      '
19
  source lib/techmap/gencomp/tech.in
20
endmenu
21
 
22
mainmenu_option next_comment
23
  comment 'Clock generation'
24
  source lib/techmap/clocks/clkgen.in
25
endmenu
26
 
27
source lib/gaisler/leon3/leon3.in
28
source lib/grlib/amba/amba.in
29
 
30
mainmenu_option next_comment
31
  comment 'Debug Link           '
32
  source lib/gaisler/uart/dcom.in
33
#  source lib/gaisler/jtag/jtag.in
34
#  source lib/gaisler/net/edcl.in
35
endmenu
36
 
37
mainmenu_option next_comment
38
comment 'Peripherals             '
39
  mainmenu_option next_comment
40
  comment 'Memory controllers             '
41
    source lib/gaisler/memctrl/srctrl.in
42
    source lib/esa/memoryctrl/mctrl.in
43
    source lib/gaisler/memctrl/sdctrl.in
44
  endmenu
45
  mainmenu_option next_comment
46
  comment 'On-chip RAM                     '
47
    source lib/gaisler/misc/ahbram.in
48
  endmenu
49
 
50
  mainmenu_option next_comment
51
  comment 'PCI              '
52
    source lib/gaisler/pci/pci_target.in
53
    source lib/gaisler/pci/pci_mtf.in
54
    source lib/gaisler/pci/pcidma.in
55
    source lib/gaisler/pci/pci.in
56
    source lib/esa/pci/pci_arb.in
57
    source lib/gaisler/pci/pcitrace.in
58
  endmenu
59
 
60
#  mainmenu_option next_comment
61
#  comment 'Spacewire '
62
#    source lib/gaisler/spacewire/spacewire.in
63
#  endmenu
64
 
65
  mainmenu_option next_comment
66
  comment 'UARTs, timers and irq control         '
67
    source lib/gaisler/uart/uart1.in
68
    source lib/gaisler/uart/uart2.in
69
    source lib/gaisler/leon3/irqmp.in
70
    source lib/gaisler/misc/gptimer.in
71
    source lib/gaisler/misc/grgpio.in
72
  endmenu
73
 
74
endmenu
75
 
76
mainmenu_option next_comment
77
comment 'VHDL Debugging        '
78
  source lib/grlib/util/debug.in
79
endmenu
80
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.