OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-gr-cpci-xc2v6000/] [index.html] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
2
<html><head>
3
  <meta http-equiv="CONTENT-TYPE" content="text/html; charset=iso-8859-1"><title>LEON3MP Reference Design for GR-CPCI-XC2V6000</title>
4
 
5
  <meta name="GENERATOR" content="OpenOffice.org 1.1.0  (Linux)">
6
  <meta name="CREATED" content="20040423;18351200">
7
  <meta name="CHANGED" content="20040426;16351800"></head>
8
<body dir="ltr" lang="en-US">
9
<table border="0" cellpadding="2" cellspacing="2" width="750">
10
  <tbody>
11
    <tr>
12
      <td valign="top">
13
      <h3><span style="font-family: helvetica,arial,sans-serif;">LEON3MP - a
14
reference LEON3 for the GR-PCI-XC2V6000 board<br>
15
</span></h3>
16
 
17
 
18
      <h4 style="font-family: helvetica,arial,sans-serif;">Introduction</h4>
19
 
20
      <small><span style="font-family: helvetica,arial,sans-serif;">The
21
LEON3MP provides a reference
22
design for LEON3-based systems. This version is tailored for the <a href="http://www.pender.ch/products.shtml">GR-PCI-XC2V6000 board</a> from Pender Electronic Design, and
23
consists of the following IP cores:<br>
24
<br>
25
</span></small>
26
      <table border="0" cellpadding="2" cellspacing="2" width="700">
27
 
28
  <tbody>
29
    <tr>
30
      <td valign="top">
31
      <ul><li><small><span style="font-family: helvetica,arial,sans-serif;">1 -
32
4 LEON3 processor
33
cores with MP support</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">Multi-processor
34
debug support unit (DSU) for LEON3<br>
35
    </span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">32-bit PROM/SRAM
36
controller</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">8-/16-/32-/64-bit
37
PROM/SRAM/SDRAM controller</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">32-bit
38
PCI interface, initiator/target with
39
FIFO and DMA</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">Round-robin
40
AHB arbiter and controller</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">AHB/APB bridge with
41
plug&amp;play support<br>
42
    </span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">Multi-processor
43
interrupt controller</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">32-bit modular timer
44
unit</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">1 -
45
2 UARTs with FIFO<br>
46
    </span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">10/100 ethernet MAC</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">CAN interface<br>
47
    </span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">Serial debug
48
communication link</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">Etherner debug
49
communication link</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">JTAG debug link</span></small></li></ul>
50
      </td>
51
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;"><img alt="" src="../../boards/gr-cpci-xc2v/cpci.gif" align="right" height="175" width="300"></span></small></td>
52
    </tr>
53
  </tbody>
54
      </table>
55
 
56
      <small><span style="font-family: helvetica,arial,sans-serif;"><br>
57
<br>
58
</span></small>
59
 
60
      <small><span style="font-family: helvetica,arial,sans-serif;">
61
<br>
62
The&nbsp; LEON3 MP design is provided together with GRLIB, and is
63
located in grlib/designs/leon3-gr-cpci-xc2v6000.<br>
64
<br>
65
</span></small>
66
      <h4><small><span style="font-family: helvetica,arial,sans-serif;">LEON3MP
67
Block diagram</span></small></h4>
68
 
69
      <h4><small><span style="font-family: helvetica,arial,sans-serif;"></span></small></h4>
70
 
71
      <small><span style="font-family: helvetica,arial,sans-serif;"><img alt="" src="../../doc/grip/leon3mp.gif" height="393" width="615"><br>
72
</span></small>
73
      <h4><span style="font-family: helvetica,arial,sans-serif;">Reference
74
architecture</span></h4>
75
 
76
      <small><span style="font-family: helvetica,arial,sans-serif;">The
77
LEON3MP is made up by cores from the GRLIB IP library, which are
78
connected together via the AMBA AHB and APB buses. The plug&amp;play
79
configuration method of GRLIB makes it possible to assign any
80
combination of addresses and interrupts to the cores. However, to be
81
software compatible with simple operating systems such as the LEON
82
Bare-C cross-compiler, some of the vital cores must be assigned to
83
predefined addresses and interrupts. The table below shows the
84
reference assigment in the LEON3MP design:<br>
85
<br>
86
</span></small>
87
      <table style="width: 100%; text-align: left;" border="1" cellpadding="2" cellspacing="2">
88
 
89
  <tbody>
90
    <tr>
91
      <th style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Core</span></small></th>
92
      <th style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">Memory area<br>
93
      </span></small></th>
94
      <th style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">Interrupt</span></small></th>
95
    </tr>
96
    <tr>
97
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Memory controller<br>
98
      </span></small></td>
99
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x00000000 -
100
0x20000000 : PROM<br>
101
0x20000000 - 0x40000000 : external I/O bus<br>
102
0x40000000 - 0x80000000 : SRAM/SDRAM<br>
103
0x80000000 - 0x80000100 : Memory controller registers (APB)<br>
104
      </span></small></td>
105
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
106
    </tr>
107
    <tr>
108
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">APB bridge<br>
109
      </span></small></td>
110
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000000 -
111
0x80100000 : APB bus<br>
112
      </span></small></td>
113
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
114
    </tr>
115
    <tr>
116
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">UART</span></small></td>
117
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000100 - </span></small><small><span style="font-family: helvetica,arial,sans-serif;">0x80000200 : UART
118
registers</span></small></td>
119
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">2</span></small><br>
120
      </td>
121
    </tr>
122
    <tr>
123
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Interrupt controller</span></small><br>
124
      </td>
125
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000200 - </span></small><small><span style="font-family: helvetica,arial,sans-serif;">0x80000300 : IRQ
126
registers<br>
127
      </span></small></td>
128
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
129
    </tr>
130
    <tr>
131
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Timer unit<br>
132
      </span></small></td>
133
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">0x80000300</span></small><small><span style="font-family: helvetica,arial,sans-serif;"> -</span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;"> 0x80000400 : timer
134
registers<br>
135
      </span></small></td>
136
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">8, 9<br>
137
      </span></small></td>
138
    </tr>
139
    <tr>
140
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">LEON3 debug support
141
unit (DSU)<br>
142
      </span></small></td>
143
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x90000000 -
144
0xA0000000 : DSU registers<br>
145
      </span></small></td>
146
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
147
    </tr>
148
  </tbody>
149
      </table>
150
 
151
      <small><span style="font-family: helvetica,arial,sans-serif;"><br>
152
Additional (optional) IP cores are assigned addresses and interrupts as
153
desribed in the table below. These assignments are LEON3MP specific and
154
can be changed without impact on software compatibility.<br>
155
<br>
156
</span></small>
157
      <table style="width: 100%; text-align: left;" border="1" cellpadding="2" cellspacing="2">
158
 
159
  <tbody>
160
    <tr>
161
      <th style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Core</span></small></th>
162
      <th style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">Memory area<br>
163
      </span></small></th>
164
      <th style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">Interrupt</span></small></th>
165
    </tr>
166
    <tr>
167
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">PCI initiator/target interface<br>
168
      </span></small></td>
169
      <td style="vertical-align: top;"><small><span style="font-family: courier new,courier,monospace;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">0xE0000000 -
170
0xF0000000 : PCI initiator access <br>
171
0xFFF80000 - 0xFFFA0000 : PCI special cycles<br>
172
0x80000400 - 0x80000500 : PCI registers<br>
173
0x80000600 - 0x80000700 : PCI DMA registers<br>
174
      </span></small></td>
175
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
176
    </tr>
177
    <tr>
178
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">PCI arbiter</span></small></td>
179
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000A00 -
180
0x80000B00 : PCI arbiter registers</span></small></td>
181
      <td valign="top"><br>
182
      </td>
183
    </tr>
184
    <tr>
185
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">PCI trace buffer<br>
186
      </span></small></td>
187
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x80010000 -
188
0x80020000 : PCI trace buffer registers<br>
189
      </span></small></td>
190
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
191
    </tr>
192
    <tr>
193
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Serial debug
194
communication link<br>
195
      </span></small></td>
196
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000700 - </span></small><small><span style="font-family: helvetica,arial,sans-serif;">0x80000800 : AHB UART
197
registers</span></small></td>
198
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small> </td>
199
    </tr>
200
    <tr>
201
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Ethernet debug
202
communication link</span></small><br>
203
      </td>
204
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small><small><span style="font-family: helvetica,arial,sans-serif;"><br>
205
      </span></small></td>
206
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small> </td>
207
    </tr>
208
    <tr>
209
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">JTAG debug
210
communication link</span></small></td>
211
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
212
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
213
    </tr>
214
<tr>
215
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">10/100 Mbit ethernet MAC<br>
216
      </span></small></td>
217
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">0xFFFB0000</span></small><small><span style="font-family: helvetica,arial,sans-serif;"> -</span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;"> 0xFFFB1000 :
218
ethernet
219
control registers<br>
220
      </span></small></td>
221
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">12</span></small></td>
222
    </tr>
223
    <tr>
224
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">CAN interface</span></small></td>
225
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">0xFFFC0000</span></small><small><span style="font-family: helvetica,arial,sans-serif;"> -</span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;"> 0xFFFC1000 : CAN
226
control registers</span></small></td>
227
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">13</span></small></td>
228
    </tr>
229
    <tr>
230
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">On-chip RAM<br>
231
 
232
      </span></small></td>
233
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">0xA0000000</span></small><small><span style="font-family: helvetica,arial,sans-serif;"> -</span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;"> 0xA0100000 : On-chip
234
RAM<br>
235
      </span></small></td>
236
      <td valign="top"><br>
237
      </td>
238
    </tr>
239
    <tr>
240
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">UART</span></small></td>
241
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000900 -
242
0x80000A00 : Secondary UART<br>
243
      </span></small></td>
244
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">3</span></small></td>
245
    </tr>
246
  </tbody>
247
      </table>
248
 
249
      <br>
250
 
251
      <h4><small><span style="font-family: helvetica,arial,sans-serif;">
252
</span></small></h4>
253
 
254
      <h4><span style="font-family: helvetica,arial,sans-serif;">Configuration</span></h4>
255
 
256
      <div style="text-align: left;"><small><span style="font-family: helvetica,arial,sans-serif;">The configuartion of
257
the LEON3MP design is defined through the config package located <a href="config.vhd">config.vhd</a>.
258
This file can be automatically generated using a GUI based on tkconfig.
259
To launch the GUI, do 'make xconfig'. After the configuration is
260
completed, save and
261
exit the tool and config.vhd will be created automatically.
262
<br>
263
<br>
264
<br>
265
<img alt="" src="../share/gui.gif" height="148" width="561"><br>
266
<br>
267
<i>Figure 1. LEON3MP configuration GUI</i><br style="font-family: helvetica,arial,sans-serif;">
268
</span></small><small>
269
</small></div>
270
 
271
      <h4><span style="font-family: helvetica,arial,sans-serif;">Simulation</span></h4>
272
 
273
      <small><span style="font-family: helvetica,arial,sans-serif;">To
274
simulate the testbench, first compile the model for simulation. This
275
can be done automatically for three different simulators. Execute one
276
of the following commands:</span><br style="font-family: helvetica,arial,sans-serif;">
277
      </small>
278
      <ul style="font-family: helvetica,arial,sans-serif;">
279
<li><small>make vsim</small></li><li><small>make ncsim</small></li><li><small>make ghdl</small></li>
280
      </ul>
281
 
282
      <small><span style="font-family: helvetica,arial,sans-serif;">For vsim,
283
start the simulation with 'vsim testbench' and do 'run 100'. This
284
should print the current LEON3MP configuration:</span><br style="font-family: helvetica,arial,sans-serif;">
285
      </small><br>
286
 
287
      <small><span style="font-family: courier new,courier,monospace;">$ vsim
288
-c -quiet testbench</span><br style="font-family: courier new,courier,monospace;">
289
<span style="font-family: courier new,courier,monospace;">Reading
290
/usr/local/model58/tcl/vsim/pref.tcl</span><br style="font-family: courier new,courier,monospace;">
291
<span style="font-family: courier new,courier,monospace;">Reading
292
/home/jiri/modelsim.tcl</span><br style="font-family: courier new,courier,monospace;">
293
      </small><small><span style="font-family: courier new,courier,monospace;"></span></small><br style="font-family: courier new,courier,monospace;">
294
 
295
      <small><span style="font-family: courier new,courier,monospace;"># 5.8</span><br style="font-family: courier new,courier,monospace;">
296
      </small><small><span style="font-family: courier new,courier,monospace;"></span><big><tt>#
297
VSIM 1&gt; run<br>
298
# LEON3 Demonstration design<br>
299
# GRLIB Version 0.13<br>
300
# Target technology: virtex2 ,&nbsp; memory library: virtex2<br>
301
# ahbctrl: mst0: Gaisler
302
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Leon3 SPARC V8
303
Processor<br>
304
# ahbctrl: mst1: Gaisler
305
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AHB Debug UART<br>
306
# ahbctrl: mst2: Gaisler
307
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Fast 32-bit PCI
308
Bridge<br>
309
# ahbctrl: mst3: Gaisler
310
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AMBA DMA controller<br>
311
# ahbctrl: mst5: Gaisler
312
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OC ethernet AHB
313
interface<br>
314
# ahbctrl: slv0: Gaisler
315
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Simple SRAM
316
Controller<br>
317
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0x00000000,
318
size 16 Mbyte, cacheable, prefetch<br>
319
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0x40000000,
320
size 16 Mbyte, cacheable, prefetch<br>
321
# ahbctrl: slv1: Gaisler
322
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AHB/APB Bridge<br>
323
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0x80000000,
324
size 1 Mbyte<br>
325
# ahbctrl: slv2: Gaisler
326
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Leon3 Debug Support
327
Unit<br>
328
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0x90000000,
329
size 256 Mbyte<br>
330
# ahbctrl: slv4: Gaisler
331
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Fast 32-bit PCI
332
Bridge<br>
333
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0xe0000000,
334
size 256 Mbyte<br>
335
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O port at 0xfff80000,
336
size 128kbyte<br>
337
# ahbctrl: slv5: Gaisler
338
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OC ethernet AHB
339
interface<br>
340
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O port at 0xfffb0000,
341
size 4kbyte<br>
342
# ahbctrl: slv6: Gaisler
343
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OC CAN AHB interface<br>
344
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O port at 0xfffc0000,
345
size 4kbyte<br>
346
# ahbctrl: slv7: Gaisler
347
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Generic AHB SRAM
348
module<br>
349
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0xa0000000,
350
size 1 Mbyte, cacheable, prefetch<br>
351
# ahbctrl: AHB arbiter/multiplexer rev 1<br>
352
# ahbctrl: Common I/O area at 0xfff00000, 1 Mbyte<br>
353
# ahbctrl: Configuration area at 0xfffff000, 4 kbyte<br>
354
# apbctrl: APB Bridge at 0x80000000 rev 1<br>
355
# apbctrl: slv1: Gaisler
356
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Generic UART<br>
357
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000100,
358
size 256 byte<br>
359
# apbctrl: slv2: Gaisler
360
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Multi-processor
361
Interrupt Ctrl.<br>
362
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000200,
363
size 256 byte<br>
364
# apbctrl: slv3: Gaisler
365
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Modular Timer Unit<br>
366
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000300,
367
size 256 byte<br>
368
# apbctrl: slv4: Gaisler
369
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Fast 32-bit PCI
370
Bridge<br>
371
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000400,
372
size 256 byte<br>
373
# apbctrl: slv5: Gaisler
374
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AMBA DMA controller<br>
375
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000500,
376
size 256 byte<br>
377
# apbctrl: slv7: Gaisler
378
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AHB Debug UART<br>
379
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000700,
380
size 256 byte<br>
381
# ahbram7: AHB SRAM Module rev 1, 2 kbytes<br>
382
# can_oc6: Opencores CAN MAC, rev 0, irq 13<br>
383
# eth_oc5: Wishbone/AHB interface for OC ethernet MAC, irq 12<br>
384
# eth_oc5: Opencores 10/100 Mbit ethernet MAC, rev 0<br>
385
# pci_mtf4: 32-bit PCI/AHB bridge&nbsp; rev 0, 2 Mbyte PCI memory BAR,
386
8-word FIFOs<br>
387
# dmactrl5: 32-bit DMA controller &amp; AHB/AHB bridge&nbsp; rev 0<br>
388
# gptimer3: GR Timer Unit rev 0, 16-bit scaler, 1 32-bit timers, irq 8<br>
389
# irqmp: Multi-processor Interrupt Controller rev 1, #cpu 1<br>
390
# apbuart1: Generic UART rev 1, irq 2<br>
391
# srctrl0: 32-bit PROM/SRAM controller rev 0<br>
392
# ahbuart7: AHB Debug UART rev 0<br>
393
# dsu3_2: LEON3 Debug support unit<br>
394
# leon3_0: LEON3 SPARC V8 processor rev 0<br>
395
# leon3_0: icache 1*4 kbyte, dcache 1*4 kbyte</tt></big><br style="font-family: courier new,courier,monospace;">
396
<span style="font-family: courier new,courier,monospace;"></span><span style="font-family: courier new,courier,monospace;"></span><br style="font-family: courier new,courier,monospace;">
397
<span style="font-family: courier new,courier,monospace;">VSIM 2&gt;
398
run -all<br>
399
#<br>
400
# **** GRLIB system test starting ****<br>
401
# Leon3 SPARC V8 Processor<br>
402
#&nbsp;&nbsp; register file<br>
403
#&nbsp;&nbsp; multiplier<br>
404
#&nbsp;&nbsp; radix-2 divider<br>
405
#&nbsp;&nbsp; cache system<br>
406
# Multi-processor Interrupt Ctrl.<br>
407
# Generic UART<br>
408
# Modular Timer Unit<br>
409
# Test passed, halting with IU error mode<br>
410
#<br>
411
# ** Failure: *** IU in error mode, simulation halted ***<br>
412
#&nbsp;&nbsp;&nbsp; Time: 669213500 ps&nbsp; Iteration: 1&nbsp; Process: /testbench/iuerr File: testbench.vhd<br>
413
# Break at testbench.vhd line 263<br>
414
# Stopped at testbench.vhd line 263<br>
415
</span></small><small><span style="font-family: helvetica,arial,sans-serif;"><br>
416
</span></small>
417
      <h4><small><span style="font-family: helvetica,arial,sans-serif;">Synthesis<br>
418
</span></small></h4>
419
 
420
      <h4><small><span style="font-family: helvetica,arial,sans-serif;"></span></small></h4>
421
 
422
      <small><span style="font-family: helvetica,arial,sans-serif;">To
423
synthesize and place&amp;route, use the make utility and issue either 'make ise' or 'make ise-synp' to<br>
424
use the XST or Synplify tools respectively.<br>
425
<br>
426
</span></small><small><span style="font-family: helvetica,arial,sans-serif;">Alternatively, the design can be implemented using
427
the graphical XGrlib tool, which is started with 'make xgrlib'.</span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;"><br>
428
<br>
429
<img alt="" src="../../doc/grlib/xgrlib.gif" height="537" width="619"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">&nbsp;</span></small><br>
430
 
431
      <div style="text-align: justify;"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small></div>
432
 
433
      <small><span style="font-family: helvetica,arial,sans-serif;">
434
<br>
435
</span></small><small><span style="font-family: helvetica,arial,sans-serif;"><i>Figure 2. XGrlib
436
implementation tool</i></span></small><br>
437
 
438
      <small><span style="font-family: helvetica,arial,sans-serif;"><br>
439
</span></small><small><span style="font-family: helvetica,arial,sans-serif;">To program the fpga, issue 'make ise-prog-fpga'. To re-program the configuration proms, do 'make ise-prog-prom'.<br>
440
After programming the proms, power-cycle the board to re-load the fpga.<br>
441
      <br>
442
</span></small><small><span style="font-family: helvetica,arial,sans-serif;">To get
443
started quicker, suitable leon3mp.bit and leon3mp.msk files are provided in the <i>bitfiles</i>
444
directory. The fpga or
445
configuration proms can be programmed directly with this configuration,
446
using the following commands: 'make ise-prog-fpga-ref' or <br>
447
'make
448
ise-prog-prom-ref '.</span></small>
449
 
450
 
451
      <h4><small><span style="font-family: helvetica,arial,sans-serif;">Software
452
development</span></small></h4>
453
 
454
      <h4><small><span style="font-family: helvetica,arial,sans-serif;"></span></small></h4>
455
 
456
      <ul>
457
<li><small><span style="font-family: helvetica,arial,sans-serif;"><b><a href="http://www.rtems.org/">RTEMS</a>:</b> to
458
develop RTEMS applications, download and install the <a href="http://www.gaisler.com/products/rcc.html">LEON3 RTEMS
459
Cross-compiler</a> from gaisler.com. The LEON3 bsp automatically
460
detects
461
the location of UARTs, timers, interrupt controller and ethernet core
462
using the plug&amp;play information. Full sources of kernel, libraries and tools available.</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;"><b>Bare-C</b>: a <a href="http://www.gaisler.com/doc/bcc.html">LEON3 bare-C compiler</a>
463
is available for download from gaisler.com. Come with full source code for both the
464
low-level I/O routines as well as the mkprom prom builder.</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;"><a href="http://sourceware.org/ecos/"><b>eCos</b></a>: a Leon3 port supporting FPU, SMP and single-vector trapping is available for ecos-current. Use Bare-C compiler to build.<br>
465
    </span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;"><b>Linux</b>: a Leon3 port of uClinux and linux-2.6.6 is available in the <a href="http://www.gaisler.com/products/linux.html">snapgear-p9
466
linux distribution</a>.</span></small></li>
467
      </ul>
468
 
469
      <small><span style="font-family: helvetica,arial,sans-serif;"></span></small>
470
      <h4><small><span style="font-family: helvetica,arial,sans-serif;">Debugging<br>
471
</span></small></h4>
472
 
473
 
474
      <small><span style="font-family: helvetica,arial,sans-serif;">The
475
on-chip debug support unit (DSU) makes debugging of target hardware
476
relatively easy. </span></small><small><span style="font-family: helvetica,arial,sans-serif;">The
477
design support both serial, ethernet and JTAG debug interface, and the </span></small><small><span style="font-family: helvetica,arial,sans-serif;"> <a href="http://www.gaisler.com/products/grmon/grmon.html">GRMON debug
478
monitor</a></span></small><small><span style="font-family: helvetica,arial,sans-serif;"> can be attached with a serial cable, over a LAN, or using the Xilinx JTAG programming cable. </span></small><small><span style="font-family: helvetica,arial,sans-serif;"> Note that when you use the ethernet or the JTAG
479
interface, you need specify the frequency of the AHB clock since it is
480
not auto-detected. </span></small><small><span style="font-family: helvetica,arial,sans-serif;">Below
481
is a log from a debug session.<br>
482
<br>
483
</span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">
484
<br style="font-family: courier new,courier,monospace;">
485
<span style="font-family: courier new,courier,monospace;">$ grmon -u -grlib -jtag -freq 40</span></span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;"><span style="font-family: courier new,courier,monospace;"></span><br style="font-family: courier new,courier,monospace;">
486
<br style="font-family: courier new,courier,monospace;">
487
<span style="font-family: courier new,courier,monospace;">&nbsp;GRMON -
488
The LEON multi purpose monitor v1.0.6</span><br style="font-family: courier new,courier,monospace;">
489
<br style="font-family: courier new,courier,monospace;">
490
<span style="font-family: courier new,courier,monospace;">&nbsp;Copyright
491
(C) 2004, Gaisler Research - all rights reserved.</span><br style="font-family: courier new,courier,monospace;">
492
<span style="font-family: courier new,courier,monospace;">&nbsp;For
493
latest updates, go to http://www.gaisler.com/</span><br style="font-family: courier new,courier,monospace;">
494
<span style="font-family: courier new,courier,monospace;">&nbsp;Comments
495
or bug-reports to grmon@gaisler.com</span><br style="font-family: courier new,courier,monospace;">
496
<br style="font-family: courier new,courier,monospace;">
497
<br style="font-family: courier new,courier,monospace;">
498
<span style="font-family: courier new,courier,monospace;">&nbsp;GRLIB
499
DSU Monitor backend 1.0.1&nbsp; (professional version)<br>
500
<br style="font-family: courier new,courier,monospace;">
501
</span>
502
<span style="font-family: courier new,courier,monospace;"></span></span></small><small><span style="font-family: helvetica,arial,sans-serif;"><span style="font-family: courier new,courier,monospace;">using JTAG cable on parallel port</span></span></small><small><span style="font-family: helvetica,arial,sans-serif;"><span style="font-family: courier new,courier,monospace;"></span><br style="font-family: courier new,courier,monospace;">
503
<br style="font-family: courier new,courier,monospace;">
504
<span style="font-family: courier new,courier,monospace;">&nbsp;initialising
505
...........</span><br style="font-family: courier new,courier,monospace;">
506
<br style="font-family: courier new,courier,monospace;">
507
<span style="font-family: courier new,courier,monospace;">&nbsp;Component&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
508
Vendor</span><br style="font-family: courier new,courier,monospace;">
509
<span style="font-family: courier new,courier,monospace;">&nbsp;Leon3
510
SPARC V8
511
Processor&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
512
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
513
<span style="font-family: courier new,courier,monospace;">&nbsp;AHB
514
Debug
515
UART&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
516
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
517
<span style="font-family: courier new,courier,monospace;">&nbsp;Simple
518
32-bit PCI
519
Target&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
520
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
521
<span style="font-family: courier new,courier,monospace;">&nbsp;10/100
522
Mbit Ethernet
523
MAC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
524
Opencores</span><br style="font-family: courier new,courier,monospace;">
525
<span style="font-family: courier new,courier,monospace;">&nbsp;LEON2
526
Memory
527
Controller&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
528
European Space Agency</span><br style="font-family: courier new,courier,monospace;">
529
<span style="font-family: courier new,courier,monospace;">&nbsp;AHB/APB
530
Bridge&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
531
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
532
<span style="font-family: courier new,courier,monospace;">&nbsp;Leon3
533
Debug Support
534
Unit&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
535
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
536
<span style="font-family: courier new,courier,monospace;">&nbsp;10/100
537
Mbit Ethernet
538
MAC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
539
Opencores</span><br style="font-family: courier new,courier,monospace;">
540
<span style="font-family: courier new,courier,monospace;">&nbsp;Generic
541
APB
542
UART&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
543
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
544
<span style="font-family: courier new,courier,monospace;">&nbsp;Multi-processor
545
Interrupt Ctrl&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
546
<span style="font-family: courier new,courier,monospace;">&nbsp;Modular
547
Timer
548
Unit&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
549
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
550
<br style="font-family: courier new,courier,monospace;">
551
<span style="font-family: courier new,courier,monospace;">&nbsp;Use
552
command 'info sys' to print a detailed report of attached cores</span><br style="font-family: courier new,courier,monospace;">
553
<br style="font-family: courier new,courier,monospace;">
554
<span style="font-family: courier new,courier,monospace;">grmon[grlib]&gt;
555
info sys</span><br style="font-family: courier new,courier,monospace;">
556
<span style="font-family: courier new,courier,monospace;">00.01:003&nbsp;&nbsp;
557
Gaisler Research&nbsp; Leon3 SPARC V8 Processor (ver 0)</span><br style="font-family: courier new,courier,monospace;">
558
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
559
ahb master 0</span><br style="font-family: courier new,courier,monospace;">
560
<span style="font-family: courier new,courier,monospace;">01.01:007&nbsp;&nbsp;
561
Gaisler Research&nbsp; AHB Debug UART (ver 0)</span><br style="font-family: courier new,courier,monospace;">
562
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
563
ahb master 1</span><br style="font-family: courier new,courier,monospace;">
564
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
565
apb: 80000700 - 80000800</span><br style="font-family: courier new,courier,monospace;">
566
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
567
baud rate 115200, ahb frequency 25.00</span><br style="font-family: courier new,courier,monospace;">
568
<span style="font-family: courier new,courier,monospace;">02.01:012&nbsp;&nbsp;
569
Gaisler Research&nbsp; Simple 32-bit PCI Target (ver 0)</span><br style="font-family: courier new,courier,monospace;">
570
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
571
ahb master 2</span><br style="font-family: courier new,courier,monospace;">
572
<span style="font-family: courier new,courier,monospace;">03.08:005&nbsp;&nbsp;
573
Opencores&nbsp; 10/100 Mbit Ethernet MAC (ver 0)</span><br style="font-family: courier new,courier,monospace;">
574
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
575
ahb master 3</span><br style="font-family: courier new,courier,monospace;">
576
<span style="font-family: courier new,courier,monospace;">00.04:00f&nbsp;&nbsp;
577
European Space Agency&nbsp; LEON2 Memory Controller (ver 0)</span><br style="font-family: courier new,courier,monospace;">
578
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
579
ahb: 00000000 - 20000000</span><br style="font-family: courier new,courier,monospace;">
580
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
581
ahb: 20000000 - 40000000</span><br style="font-family: courier new,courier,monospace;">
582
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
583
ahb: 40000000 - 80000000</span><br style="font-family: courier new,courier,monospace;">
584
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
585
apb: 80000000 - 80000100</span><br style="font-family: courier new,courier,monospace;">
586
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
587
32-bit sdram: 1 * 32 Mbyte @ 0x40000000, col 9, cas 2, ref 15.5 us</span><br style="font-family: courier new,courier,monospace;">
588
<span style="font-family: courier new,courier,monospace;">01.01:006&nbsp;&nbsp;
589
Gaisler Research&nbsp; AHB/APB Bridge (ver 0)</span><br style="font-family: courier new,courier,monospace;">
590
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
591
ahb: 80000000 - 80100000</span><br style="font-family: courier new,courier,monospace;">
592
<span style="font-family: courier new,courier,monospace;">02.01:004&nbsp;&nbsp;
593
Gaisler Research&nbsp; Leon3 Debug Support Unit (ver 0)</span><br style="font-family: courier new,courier,monospace;">
594
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
595
ahb: 90000000 - a0000000</span><br style="font-family: courier new,courier,monospace;">
596
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
597
AHB trace 64 lines</span><br style="font-family: courier new,courier,monospace;">
598
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
599
CPU#0 win 8, hw breakpoints 2, itrace 64 lines</span><br style="font-family: courier new,courier,monospace;">
600
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
601
icache 1 * 4 kbyte, 32 byte/line</span><br style="font-family: courier new,courier,monospace;">
602
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
603
dcache 1 * 4 kbyte, 32 byte/line</span><br style="font-family: courier new,courier,monospace;">
604
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
605
stack pointer 0x41fffff0</span><br style="font-family: courier new,courier,monospace;">
606
<span style="font-family: courier new,courier,monospace;">05.08:005&nbsp;&nbsp;
607
Opencores&nbsp; 10/100 Mbit Ethernet MAC (ver 0)</span><br style="font-family: courier new,courier,monospace;">
608
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
609
irq 12</span><br style="font-family: courier new,courier,monospace;">
610
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
611
ahb: fffb0000 - fffb1000</span><br style="font-family: courier new,courier,monospace;">
612
<span style="font-family: courier new,courier,monospace;">01.01:00c&nbsp;&nbsp;
613
Gaisler Research&nbsp; Generic APB UART (ver 1)</span><br style="font-family: courier new,courier,monospace;">
614
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
615
irq 2</span><br style="font-family: courier new,courier,monospace;">
616
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
617
apb: 80000100 - 80000200</span><br style="font-family: courier new,courier,monospace;">
618
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
619
baud rate 38400, DSU mode</span><br style="font-family: courier new,courier,monospace;">
620
<span style="font-family: courier new,courier,monospace;">02.01:00d&nbsp;&nbsp;
621
Gaisler Research&nbsp; Multi-processor Interrupt Ctrl (ver 1)</span><br style="font-family: courier new,courier,monospace;">
622
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
623
apb: 80000200 - 80000300</span><br style="font-family: courier new,courier,monospace;">
624
<span style="font-family: courier new,courier,monospace;">03.01:011&nbsp;&nbsp;
625
Gaisler Research&nbsp; Modular Timer Unit (ver 0)</span><br style="font-family: courier new,courier,monospace;">
626
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
627
irq 8</span><br style="font-family: courier new,courier,monospace;">
628
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
629
apb: 80000300 - 80000400</span><br style="font-family: courier new,courier,monospace;">
630
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
631
16-bit scaler, 2 * 32-bit timers, divisor 25</span><br style="font-family: courier new,courier,monospace;">
632
<span style="font-family: courier new,courier,monospace;"><br>
633
</span></span></small><small><span style="font-family: helvetica,arial,sans-serif;"><span style="font-family: courier new,courier,monospace;">grmon[grlib]&gt;</span><span style="font-family: courier new,courier,monospace;"> </span><span style="font-family: courier new,courier,monospace;">lo ~/sparc-elf/src/examples/stanford<br>
634
section: .text at 0x40000000, size 61200 bytes<br>
635
section: .data at 0x4000ef10, size 2080 bytes<br>
636
total size: 63280 bytes (343.6 kbit/s)<br>
637
read 197 symbols<br>
638
entry point: 0x40000000<br>
639
grmon[grlib]&gt; run<br>
640
Starting<br>&nbsp;&nbsp;&nbsp;
641
Perm&nbsp; Towers&nbsp; Queens&nbsp;&nbsp;
642
Intmm&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Mm&nbsp; Puzzle&nbsp;&nbsp;
643
Quick&nbsp; Bubble&nbsp;&nbsp;&nbsp; Tree&nbsp;&nbsp;&nbsp;&nbsp; FFT<br>
644
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 34&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
645
66&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 34&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
646
34&nbsp;&nbsp;&nbsp;&nbsp; 900&nbsp;&nbsp;&nbsp;&nbsp;
647
316&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 33&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
648
50&nbsp;&nbsp;&nbsp;&nbsp; 217&nbsp;&nbsp;&nbsp; 1100<br>
649
<br>
650
Nonfloating point composite is&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 117<br>
651
<br>
652
Floating point composite is&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 869<br>
653
<br>
654
Program exited normally.<br>
655
grmon[grlib]&gt;</span></span></small><small><span style="font-family: helvetica,arial,sans-serif;"><br>
656
<br>
657
The LEON3MP test bench includes memory models of both boot-prom, sram
658
and sdram. To build memory images for these models, do 'make soft' .
659
Note: this will require that the bare-C compiler for LEON3 is
660
installed,
661
and /opt/sparc-elf/bin is added to the PATH.<br>
662
<br>
663
</span></small></td>
664
    </tr>
665
    <tr>
666
      <td valign="top"><br>
667
      </td>
668
    </tr>
669
  </tbody>
670
</table>
671
<h3><br>
672
<span style="font-family: helvetica,arial,sans-serif;"></span></h3>
673
<small><span style="font-family: helvetica,arial,sans-serif;"><br>
674
<br>
675
</span></small>
676
</body></html>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.