OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-gr-pci-xc2v3000/] [config.in] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
#
2
# LEON3 configuration written in linux configuration language
3
#
4
# Written by Jiri Gaisler, Gaisler Research
5
#
6
# Comments and bug reports to jiri@gaisler.com
7
#
8
#
9
 
10
#define_bool CONFIG_MCTRL_RMW y
11
 
12
mainmenu_name "LEON3MP Design Configuration"
13
 
14
mainmenu_option next_comment
15
  comment 'Synthesis      '
16
  source lib/techmap/gencomp/tech.in
17
endmenu
18
 
19
mainmenu_option next_comment
20
  comment 'Clock generation'
21
  source lib/techmap/clocks/clkgen.in
22
endmenu
23
 
24
source lib/gaisler/leon3/leon3.in
25
source lib/grlib/amba/amba.in
26
 
27
mainmenu_option next_comment
28
  comment 'Debug Link           '
29
  source lib/gaisler/uart/dcom.in
30
  source lib/gaisler/jtag/jtag.in
31
  source lib/gaisler/net/edcl.in
32
endmenu
33
 
34
mainmenu_option next_comment
35
comment 'Memory controllers             '
36
    source lib/esa/memoryctrl/mctrl.in
37
endmenu
38
 
39
mainmenu_option next_comment
40
comment 'Peripherals             '
41
 
42
  mainmenu_option next_comment
43
  comment 'On-chip RAM/ROM                 '
44
    source lib/gaisler/misc/ahbrom.in
45
    source lib/gaisler/misc/ahbram.in
46
  endmenu
47
 
48
  mainmenu_option next_comment
49
  comment 'Ethernet             '
50
    source lib/gaisler/greth/greth.in
51
  endmenu
52
 
53
  mainmenu_option next_comment
54
  comment 'PCI              '
55
    source lib/gaisler/pci/pci_target.in
56
    source lib/gaisler/pci/pci_mtf.in
57
    source lib/gaisler/pci/pcidma.in
58
    source lib/gaisler/pci/pci.in
59
    source lib/esa/pci/pci_arb.in
60
    source lib/gaisler/pci/pcitrace.in
61
  endmenu
62
 
63
  mainmenu_option next_comment
64
  comment 'Spacewire '
65
    source lib/gaisler/spacewire/spacewire.in
66
  endmenu
67
 
68
  mainmenu_option next_comment
69
  comment 'UARTs, timers and irq control         '
70
    source lib/gaisler/uart/uart1.in
71
    source lib/gaisler/uart/uart2.in
72
    source lib/gaisler/leon3/irqmp.in
73
    source lib/gaisler/misc/gptimer.in
74
    source lib/gaisler/misc/grgpio.in
75
  endmenu
76
 
77
endmenu
78
 
79
mainmenu_option next_comment
80
comment 'VHDL Debugging        '
81
  source lib/grlib/util/debug.in
82
endmenu

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.