OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-jopdesign-ep1c12/] [prom.S] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali 
 
2 
/* Template boot-code for LEON3 test benches */
3 
 
4 
#ifndef STACKSIZE
5 
#define STACKSIZE 0x00002000
6 
#endif
7 
 
8 
#include "prom.h"
9 
 
10 
        .seg    "text"
11 
        .proc   0
12 
        .align  4
13 
        .global start
14 
start:
15 
 
16 
        flush
17 
        set 0x10e0, %g1         ! init IU
18 
        mov %g1, %psr
19 
        mov %g0, %wim
20 
        mov %g0, %tbr
21 
        mov %g0, %y
22 
        mov %g0, %asr16
23 
        nop
24 
        set  0x81000f, %g1
25 
        sta %g1, [%g0] 2
26 
        mov %g0, %g2
27 
        nop
28 
        nop
29 
        nop
30 
        nop
31 
        nop
32 
        or %g2, %g2, %g0
33 
        nop
34 
        nop
35 
        nop
36 
        nop
37 
        nop
38 
2:
39 
        mov %asr17, %g3
40 
        and %g3, 0x1f, %g3
41 
        mov %g0, %g4
42 
        mov %g0, %g5
43 
        mov %g0, %g6
44 
        mov %g0, %g7
45 
1:
46 
        mov %g0, %l0
47 
        mov %g0, %l1
48 
        mov %g0, %l2
49 
        mov %g0, %l3
50 
        mov %g0, %l4
51 
        mov %g0, %l5
52 
        mov %g0, %l6
53 
        mov %g0, %l7
54 
        mov %g0, %o0
55 
        mov %g0, %o1
56 
        mov %g0, %o2
57 
        mov %g0, %o3
58 
        mov %g0, %o4
59 
        mov %g0, %o5
60 
        mov %g0, %o6
61 
        mov %g0, %o7
62 
        subcc %g3, 1, %g3
63 
        bge 1b
64 
        save
65 
 
66 
        mov     2, %g1
67 
        mov     %g1, %wim
68 
        set 0x10e0, %g1         ! enable traps
69 
        mov %g1, %psr
70 
        nop; nop; nop;
71 
 
72 
        mov %psr, %g1
73 
        srl %g1, 12, %g1
74 
        andcc %g1, 1, %g0
75 
        be 1f
76 
        nop
77 
 
78 
        set _fsrxx, %g3
79 
        ld [%g3], %fsr
80 
        ldd [%g3], %f0
81 
        ldd [%g3], %f2
82 
        ldd [%g3], %f4
83 
        ldd [%g3], %f6
84 
        ldd [%g3], %f8
85 
        ldd [%g3], %f10
86 
        ldd [%g3], %f12
87 
        ldd [%g3], %f14
88 
        ldd [%g3], %f16
89 
        ldd [%g3], %f18
90 
        ldd [%g3], %f20
91 
        ldd [%g3], %f22
92 
        ldd [%g3], %f24
93 
        ldd [%g3], %f26
94 
        ldd [%g3], %f28
95 
        ldd [%g3], %f30
96 
        nop
97 
        nop
98 
        nop
99 
        nop
100 
        nop
101 
        faddd %f0, %f2, %f4
102 
        nop
103 
        nop
104 
        nop
105 
        nop
106 
        ba  1f
107 
        nop
108 
 
109 
 
110 
.align  8
111 
_fsrxx:
112 
        .word 0
113 
        .word 0
114 
 
115 
1:
116 
        mov %asr17, %g3
117 
        srl %g3, 28, %g3
118 
        andcc %g3, 0x0f, %g3
119 
        bne 1f
120 
 
121 
        set L2MCTRLIO, %g1
122 
        set MCFG1, %g2
123 
        st  %g2, [%g1]
124 
        set MCFG2, %g2
125 
        st  %g2, [%g1+4]
126 
        set MCFG3, %g2
127 
        st  %g2, [%g1+8]
128 
!       set IRQCTRL, %g1
129 
!       set 0x0ffff, %g2
130 
!       st  %g2, [%g1+0x10]
131 
 
132 
        set 0xFFFFF860, %g1
133 
        ld  [%g1], %g2
134 
        srl %g2, 12, %g2
135 
        set 0x01009, %g1
136 
        subcc %g1, %g2, %g0
137 
        bne 1f
138 
 
139 
        set ASDCFG, %g1
140 
        set DSDCFG, %g2
141 
        st  %g2, [%g1]
142 
 
143 
        ! %g3 = cpu index
144 
1:      set STACKSIZE, %g2
145 
        mov %g0, %g1
146 
2:      subcc %g3, 0, %g0
147 
        be 3f
148 
        nop
149 
        add %g1, %g2, %g1
150 
        ba 2b
151 
        sub %g3, 1, %g3
152 
 
153 
 
154 
3:      set RAMSTART+ RAMSIZE-32, %fp
155 
        sub %fp, %g1, %fp
156 
        sub %fp, 96, %sp
157 
 
158 
        set RAMSTART, %g1
159 
 
160 
        jmp %g1
161 
        nop
162 
 
163 
.align  32

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.