OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-memec-v2mb1000/] [wave.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate -format Logic /testbench/clk
4
add wave -noupdate -format Logic /testbench/rst
5
add wave -noupdate -format Literal -radix hexadecimal /testbench/address
6
add wave -noupdate -format Literal -radix hexadecimal /testbench/data
7
add wave -noupdate -format Literal /testbench/romsn
8
add wave -noupdate -format Logic /testbench/oen
9
add wave -noupdate -format Logic /testbench/writen
10
add wave -noupdate -format Logic /testbench/ddr_clk
11
add wave -noupdate -format Logic /testbench/ddr_clkb
12
add wave -noupdate -format Logic /testbench/ddr_cke
13
add wave -noupdate -format Logic /testbench/ddr_clk_fb
14
add wave -noupdate -format Logic /testbench/d3/clkm
15
add wave -noupdate -format Logic /testbench/ddr_csb
16
add wave -noupdate -format Logic /testbench/ddr_web
17
add wave -noupdate -format Logic /testbench/ddr_rasb
18
add wave -noupdate -format Logic /testbench/ddr_casb
19
add wave -noupdate -format Literal /testbench/ddr_dm
20
add wave -noupdate -format Literal /testbench/ddr_dqs
21
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_ad
22
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_ba
23
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_dq
24
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/sdi
25
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/sdo
26
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahbsi
27
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahbso
28
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahbmi
29
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahbmo
30
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/apbi
31
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/apbo
32
add wave -noupdate -format Logic /testbench/d3/ddrsp0/ddrc/clk_ddr
33
add wave -noupdate -format Logic /testbench/d3/ddrsp0/ddrc/clk_ahb
34
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ddrsp0/ddrc/ddr16/ddrc/r
35
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ddrsp0/ddrc/ddr16/ddrc/ra
36
add wave -noupdate -format Logic /testbench/d3/clkml
37
TreeUpdate [SetDefaultTree]
38
WaveRestoreCursors {{Cursor 1} {38711250 ps} 0} {{Cursor 2} {1272390 ps} 0}
39
configure wave -namecolwidth 142
40
configure wave -valuecolwidth 77
41
configure wave -justifyvalue left
42
configure wave -signalnamewidth 0
43
configure wave -snapdistance 10
44
configure wave -datasetprefix 0
45
configure wave -rowmargin 4
46
configure wave -childrowmargin 2
47
configure wave -gridoffset 0
48
configure wave -gridperiod 1
49
configure wave -griddelta 40
50
configure wave -timeline 0
51
update
52
WaveRestoreZoom {441787656 ps} {2154584480 ps}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.