OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-xilinx-ml40x/] [Makefile] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
include .config
2
GRLIB=../..
3
TOP=leon3mp
4
BOARD=xilinx-ml40x-xc4v
5
include $(GRLIB)/boards/$(BOARD)/Makefile.inc
6
DEVICE=$(PART)-$(PACKAGE)$(SPEED)
7
#UCF=$(GRLIB)/boards/$(BOARD)/$(TOP).ucf
8
UCF=leon3mp.ucf
9
XSTOPT= -uc leon3mp.xcf
10
SYNPOPT="set_option -pipe 1; set_option -retiming 1; set_option -write_apr_constraint 0"
11
QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf
12
EFFORT=high
13
VHDLSYNFILES=config.vhd ahbrom.vhd leon3mp.vhd
14
VHDLSIMFILES=testbench.vhd
15
SIMTOP=testbench
16
#SDCFILE=$(GRLIB)/boards/$(BOARD)/default.sdc
17
SDCFILE=default.sdc
18
BITGEN=$(GRLIB)/boards/$(BOARD)/default.ut
19
CLEAN=soft-clean
20
 
21
TECHLIBS = unisim
22
 
23
LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
24
        tmtc openchip hynix ihp gleichmann
25
DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan pci leon3ft ambatest can usb
26
 
27
FILESKIP = grcan.vhd simple_spi_top.v
28
 
29
include $(GRLIB)/software/leon3/Makefile
30
XLDFLAGS=-L./ lib3tests.a -Ttext=0x40000000
31
 
32
include $(GRLIB)/bin/Makefile
33
 
34
 
35
##################  project specific targets ##########################
36
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.