OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3mp/] [atc18cond.rc] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[0] -to do[0]
2 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[1] -to do[1]
3 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[2] -to do[2]
4 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[3] -to do[3]
5 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[4] -to do[4]
6 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[5] -to do[5]
7 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[6] -to do[6]
8 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[7] -to do[7]
9 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[8] -to do[8]
10 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[9] -to do[9]
11 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[10] -to do[10]
12 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[11] -to do[11]
13 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[12] -to do[12]
14 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[13] -to do[13]
15 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[14] -to do[14]
16 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[15] -to do[15]
17 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[16] -to do[16]
18 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[17] -to do[17]
19 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[18] -to do[18]
20 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[19] -to do[19]
21 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[20] -to do[20]
22 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[21] -to do[21]
23 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[22] -to do[22]
24 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[23] -to do[23]
25 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[24] -to do[24]
26 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[25] -to do[25]
27 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[26] -to do[26]
28 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[27] -to do[27]
29 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[28] -to do[28]
30 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[29] -to do[29]
31 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[30] -to do[30]
32 
dc::set_disable_timing atc18mem/hdss1_1024x32cm4sw0 -from di[31] -to do[31]
33 
 
34 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[0] -to do[0]
35 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[1] -to do[1]
36 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[2] -to do[2]
37 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[3] -to do[3]
38 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[4] -to do[4]
39 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[5] -to do[5]
40 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[6] -to do[6]
41 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[7] -to do[7]
42 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[8] -to do[8]
43 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[9] -to do[9]
44 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[10] -to do[10]
45 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[11] -to do[11]
46 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[12] -to do[12]
47 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[13] -to do[13]
48 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[14] -to do[14]
49 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[15] -to do[15]
50 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[16] -to do[16]
51 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[17] -to do[17]
52 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[18] -to do[18]
53 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[19] -to do[19]
54 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[20] -to do[20]
55 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[21] -to do[21]
56 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[22] -to do[22]
57 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[23] -to do[23]
58 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[24] -to do[24]
59 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[25] -to do[25]
60 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[26] -to do[26]
61 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[27] -to do[27]
62 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[28] -to do[28]
63 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[29] -to do[29]
64 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[30] -to do[30]
65 
dc::set_disable_timing atc18mem/hdss1_128x32cm4sw0 -from di[31] -to do[31]
66 
 
67 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[0] -to do[0]
68 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[1] -to do[1]
69 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[2] -to do[2]
70 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[3] -to do[3]
71 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[4] -to do[4]
72 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[5] -to do[5]
73 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[6] -to do[6]
74 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[7] -to do[7]
75 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[8] -to do[8]
76 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[9] -to do[9]
77 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[10] -to do[10]
78 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[11] -to do[11]
79 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[12] -to do[12]
80 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[13] -to do[13]
81 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[14] -to do[14]
82 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[15] -to do[15]
83 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[16] -to do[16]
84 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[17] -to do[17]
85 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[18] -to do[18]
86 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[19] -to do[19]
87 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[20] -to do[20]
88 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[21] -to do[21]
89 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[22] -to do[22]
90 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[23] -to do[23]
91 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[24] -to do[24]
92 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[25] -to do[25]
93 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[26] -to do[26]
94 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[27] -to do[27]
95 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[28] -to do[28]
96 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[29] -to do[29]
97 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[30] -to do[30]
98 
dc::set_disable_timing atc18mem/hdss1_256x32cm4sw0 -from di[31] -to do[31]
99 
 
100 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[0] -to do[0]
101 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[1] -to do[1]
102 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[2] -to do[2]
103 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[3] -to do[3]
104 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[4] -to do[4]
105 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[5] -to do[5]
106 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[6] -to do[6]
107 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[7] -to do[7]
108 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[8] -to do[8]
109 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[9] -to do[9]
110 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[10] -to do[10]
111 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[11] -to do[11]
112 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[12] -to do[12]
113 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[13] -to do[13]
114 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[14] -to do[14]
115 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[15] -to do[15]
116 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[16] -to do[16]
117 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[17] -to do[17]
118 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[18] -to do[18]
119 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[19] -to do[19]
120 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[20] -to do[20]
121 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[21] -to do[21]
122 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[22] -to do[22]
123 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[23] -to do[23]
124 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[24] -to do[24]
125 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[25] -to do[25]
126 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[26] -to do[26]
127 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[27] -to do[27]
128 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[28] -to do[28]
129 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[29] -to do[29]
130 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[30] -to do[30]
131 
dc::set_disable_timing atc18mem/hdss1_512x32cm4sw0 -from di[31] -to do[31]
132 
 
133 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[0] -to do[0]
134 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[1] -to do[1]
135 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[2] -to do[2]
136 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[3] -to do[3]
137 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[4] -to do[4]
138 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[5] -to do[5]
139 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[6] -to do[6]
140 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[7] -to do[7]
141 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[8] -to do[8]
142 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[9] -to do[9]
143 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[10] -to do[10]
144 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[11] -to do[11]
145 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[12] -to do[12]
146 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[13] -to do[13]
147 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[14] -to do[14]
148 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[15] -to do[15]
149 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[16] -to do[16]
150 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[17] -to do[17]
151 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[18] -to do[18]
152 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[19] -to do[19]
153 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[20] -to do[20]
154 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[21] -to do[21]
155 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[22] -to do[22]
156 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[23] -to do[23]
157 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[24] -to do[24]
158 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[25] -to do[25]
159 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[26] -to do[26]
160 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[27] -to do[27]
161 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[28] -to do[28]
162 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[29] -to do[29]
163 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[30] -to do[30]
164 
dc::set_disable_timing atc18mem/hdss1_64x32cm4sw0 -from di[31] -to do[31]
165 
 
166 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[0] -to do[0]
167 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[1] -to do[1]
168 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[2] -to do[2]
169 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[3] -to do[3]
170 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[4] -to do[4]
171 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[5] -to do[5]
172 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[6] -to do[6]
173 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[7] -to do[7]
174 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[8] -to do[8]
175 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[9] -to do[9]
176 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[10] -to do[10]
177 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[11] -to do[11]
178 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[12] -to do[12]
179 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[13] -to do[13]
180 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[14] -to do[14]
181 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[15] -to do[15]
182 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[16] -to do[16]
183 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[17] -to do[17]
184 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[18] -to do[18]
185 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[19] -to do[19]
186 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[20] -to do[20]
187 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[21] -to do[21]
188 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[22] -to do[22]
189 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[23] -to do[23]
190 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[24] -to do[24]
191 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[25] -to do[25]
192 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[26] -to do[26]
193 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[27] -to do[27]
194 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[28] -to do[28]
195 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[29] -to do[29]
196 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[30] -to do[30]
197 
dc::set_disable_timing atc18mem/hdss1_2048x32cm8sw0 -from di[31] -to do[31]
198 
 
199 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[0] -to doa[0]
200 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[1] -to doa[1]
201 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[2] -to doa[2]
202 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[3] -to doa[3]
203 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[4] -to doa[4]
204 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[5] -to doa[5]
205 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[6] -to doa[6]
206 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[7] -to doa[7]
207 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[8] -to doa[8]
208 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[9] -to doa[9]
209 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[10] -to doa[10]
210 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[11] -to doa[11]
211 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[12] -to doa[12]
212 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[13] -to doa[13]
213 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[14] -to doa[14]
214 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[15] -to doa[15]
215 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[16] -to doa[16]
216 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[17] -to doa[17]
217 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[18] -to doa[18]
218 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[19] -to doa[19]
219 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[20] -to doa[20]
220 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[21] -to doa[21]
221 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[22] -to doa[22]
222 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[23] -to doa[23]
223 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[24] -to doa[24]
224 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[25] -to doa[25]
225 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[26] -to doa[26]
226 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[27] -to doa[27]
227 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[28] -to doa[28]
228 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[29] -to doa[29]
229 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[30] -to doa[30]
230 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dia[31] -to doa[31]
231 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[0] -to dob[0]
232 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[1] -to dob[1]
233 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[2] -to dob[2]
234 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[3] -to dob[3]
235 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[4] -to dob[4]
236 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[5] -to dob[5]
237 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[6] -to dob[6]
238 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[7] -to dob[7]
239 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[8] -to dob[8]
240 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[9] -to dob[9]
241 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[10] -to dob[10]
242 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[11] -to dob[11]
243 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[12] -to dob[12]
244 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[13] -to dob[13]
245 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[14] -to dob[14]
246 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[15] -to dob[15]
247 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[16] -to dob[16]
248 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[17] -to dob[17]
249 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[18] -to dob[18]
250 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[19] -to dob[19]
251 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[20] -to dob[20]
252 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[21] -to dob[21]
253 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[22] -to dob[22]
254 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[23] -to dob[23]
255 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[24] -to dob[24]
256 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[25] -to dob[25]
257 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[26] -to dob[26]
258 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[27] -to dob[27]
259 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[28] -to dob[28]
260 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[29] -to dob[29]
261 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[30] -to dob[30]
262 
dc::set_disable_timing atc18mem/hdss2_64x32cm4sw0 -from dib[31] -to dob[31]
263 
 
264 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[0] -to doa[0]
265 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[1] -to doa[1]
266 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[2] -to doa[2]
267 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[3] -to doa[3]
268 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[4] -to doa[4]
269 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[5] -to doa[5]
270 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[6] -to doa[6]
271 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[7] -to doa[7]
272 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[8] -to doa[8]
273 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[9] -to doa[9]
274 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[10] -to doa[10]
275 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[11] -to doa[11]
276 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[12] -to doa[12]
277 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[13] -to doa[13]
278 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[14] -to doa[14]
279 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[15] -to doa[15]
280 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[16] -to doa[16]
281 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[17] -to doa[17]
282 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[18] -to doa[18]
283 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[19] -to doa[19]
284 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[20] -to doa[20]
285 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[21] -to doa[21]
286 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[22] -to doa[22]
287 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[23] -to doa[23]
288 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[24] -to doa[24]
289 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[25] -to doa[25]
290 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[26] -to doa[26]
291 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[27] -to doa[27]
292 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[28] -to doa[28]
293 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[29] -to doa[29]
294 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[30] -to doa[30]
295 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dia[31] -to doa[31]
296 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[0] -to dob[0]
297 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[1] -to dob[1]
298 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[2] -to dob[2]
299 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[3] -to dob[3]
300 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[4] -to dob[4]
301 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[5] -to dob[5]
302 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[6] -to dob[6]
303 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[7] -to dob[7]
304 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[8] -to dob[8]
305 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[9] -to dob[9]
306 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[10] -to dob[10]
307 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[11] -to dob[11]
308 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[12] -to dob[12]
309 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[13] -to dob[13]
310 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[14] -to dob[14]
311 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[15] -to dob[15]
312 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[16] -to dob[16]
313 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[17] -to dob[17]
314 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[18] -to dob[18]
315 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[19] -to dob[19]
316 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[20] -to dob[20]
317 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[21] -to dob[21]
318 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[22] -to dob[22]
319 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[23] -to dob[23]
320 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[24] -to dob[24]
321 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[25] -to dob[25]
322 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[26] -to dob[26]
323 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[27] -to dob[27]
324 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[28] -to dob[28]
325 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[29] -to dob[29]
326 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[30] -to dob[30]
327 
dc::set_disable_timing atc18mem/hdss2_128x32cm4sw0 -from dib[31] -to dob[31]
328 
 
329 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[0] -to doa[0]
330 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[1] -to doa[1]
331 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[2] -to doa[2]
332 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[3] -to doa[3]
333 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[4] -to doa[4]
334 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[5] -to doa[5]
335 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[6] -to doa[6]
336 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[7] -to doa[7]
337 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[8] -to doa[8]
338 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[9] -to doa[9]
339 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[10] -to doa[10]
340 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[11] -to doa[11]
341 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[12] -to doa[12]
342 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[13] -to doa[13]
343 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[14] -to doa[14]
344 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[15] -to doa[15]
345 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[16] -to doa[16]
346 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[17] -to doa[17]
347 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[18] -to doa[18]
348 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[19] -to doa[19]
349 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[20] -to doa[20]
350 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[21] -to doa[21]
351 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[22] -to doa[22]
352 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[23] -to doa[23]
353 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[24] -to doa[24]
354 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[25] -to doa[25]
355 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[26] -to doa[26]
356 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[27] -to doa[27]
357 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[28] -to doa[28]
358 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[29] -to doa[29]
359 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[30] -to doa[30]
360 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dia[31] -to doa[31]
361 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[0] -to dob[0]
362 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[1] -to dob[1]
363 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[2] -to dob[2]
364 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[3] -to dob[3]
365 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[4] -to dob[4]
366 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[5] -to dob[5]
367 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[6] -to dob[6]
368 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[7] -to dob[7]
369 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[8] -to dob[8]
370 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[9] -to dob[9]
371 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[10] -to dob[10]
372 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[11] -to dob[11]
373 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[12] -to dob[12]
374 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[13] -to dob[13]
375 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[14] -to dob[14]
376 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[15] -to dob[15]
377 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[16] -to dob[16]
378 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[17] -to dob[17]
379 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[18] -to dob[18]
380 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[19] -to dob[19]
381 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[20] -to dob[20]
382 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[21] -to dob[21]
383 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[22] -to dob[22]
384 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[23] -to dob[23]
385 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[24] -to dob[24]
386 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[25] -to dob[25]
387 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[26] -to dob[26]
388 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[27] -to dob[27]
389 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[28] -to dob[28]
390 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[29] -to dob[29]
391 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[30] -to dob[30]
392 
dc::set_disable_timing atc18mem/hdss2_256x32cm4sw0 -from dib[31] -to dob[31]
393 
 
394 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[0] -to doa[0]
395 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[1] -to doa[1]
396 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[2] -to doa[2]
397 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[3] -to doa[3]
398 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[4] -to doa[4]
399 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[5] -to doa[5]
400 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[6] -to doa[6]
401 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[7] -to doa[7]
402 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[8] -to doa[8]
403 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[9] -to doa[9]
404 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[10] -to doa[10]
405 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[11] -to doa[11]
406 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[12] -to doa[12]
407 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[13] -to doa[13]
408 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[14] -to doa[14]
409 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[15] -to doa[15]
410 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[16] -to doa[16]
411 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[17] -to doa[17]
412 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[18] -to doa[18]
413 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[19] -to doa[19]
414 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[20] -to doa[20]
415 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[21] -to doa[21]
416 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[22] -to doa[22]
417 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[23] -to doa[23]
418 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[24] -to doa[24]
419 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[25] -to doa[25]
420 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[26] -to doa[26]
421 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[27] -to doa[27]
422 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[28] -to doa[28]
423 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[29] -to doa[29]
424 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[30] -to doa[30]
425 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dia[31] -to doa[31]
426 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[0] -to dob[0]
427 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[1] -to dob[1]
428 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[2] -to dob[2]
429 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[3] -to dob[3]
430 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[4] -to dob[4]
431 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[5] -to dob[5]
432 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[6] -to dob[6]
433 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[7] -to dob[7]
434 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[8] -to dob[8]
435 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[9] -to dob[9]
436 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[10] -to dob[10]
437 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[11] -to dob[11]
438 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[12] -to dob[12]
439 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[13] -to dob[13]
440 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[14] -to dob[14]
441 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[15] -to dob[15]
442 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[16] -to dob[16]
443 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[17] -to dob[17]
444 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[18] -to dob[18]
445 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[19] -to dob[19]
446 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[20] -to dob[20]
447 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[21] -to dob[21]
448 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[22] -to dob[22]
449 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[23] -to dob[23]
450 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[24] -to dob[24]
451 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[25] -to dob[25]
452 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[26] -to dob[26]
453 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[27] -to dob[27]
454 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[28] -to dob[28]
455 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[29] -to dob[29]
456 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[30] -to dob[30]
457 
dc::set_disable_timing atc18mem/hdss2_512x32cm4sw0 -from dib[31] -to dob[31]
458 
 
459 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[0] -to do[0]
460 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[1] -to do[1]
461 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[2] -to do[2]
462 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[3] -to do[3]
463 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[4] -to do[4]
464 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[5] -to do[5]
465 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[6] -to do[6]
466 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[7] -to do[7]
467 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[8] -to do[8]
468 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[9] -to do[9]
469 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[10] -to do[10]
470 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[11] -to do[11]
471 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[12] -to do[12]
472 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[13] -to do[13]
473 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[14] -to do[14]
474 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[15] -to do[15]
475 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[16] -to do[16]
476 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[17] -to do[17]
477 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[18] -to do[18]
478 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[19] -to do[19]
479 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[20] -to do[20]
480 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[21] -to do[21]
481 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[22] -to do[22]
482 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[23] -to do[23]
483 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[24] -to do[24]
484 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[25] -to do[25]
485 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[26] -to do[26]
486 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[27] -to do[27]
487 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[28] -to do[28]
488 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[29] -to do[29]
489 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[30] -to do[30]
490 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[31] -to do[31]
491 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[32] -to do[32]
492 
dc::set_disable_timing atc18mem/hdss1_1024x34cm4sw0 -from di[33] -to do[33]
493 
 
494 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[0] -to do[0]
495 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[1] -to do[1]
496 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[2] -to do[2]
497 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[3] -to do[3]
498 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[4] -to do[4]
499 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[5] -to do[5]
500 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[6] -to do[6]
501 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[7] -to do[7]
502 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[8] -to do[8]
503 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[9] -to do[9]
504 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[10] -to do[10]
505 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[11] -to do[11]
506 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[12] -to do[12]
507 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[13] -to do[13]
508 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[14] -to do[14]
509 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[15] -to do[15]
510 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[16] -to do[16]
511 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[17] -to do[17]
512 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[18] -to do[18]
513 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[19] -to do[19]
514 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[20] -to do[20]
515 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[21] -to do[21]
516 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[22] -to do[22]
517 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[23] -to do[23]
518 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[24] -to do[24]
519 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[25] -to do[25]
520 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[26] -to do[26]
521 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[27] -to do[27]
522 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[28] -to do[28]
523 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[29] -to do[29]
524 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[30] -to do[30]
525 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[31] -to do[31]
526 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[32] -to do[32]
527 
dc::set_disable_timing atc18mem/hdss1_2048x34cm8sw0 -from di[33] -to do[33]
528 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.