URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [netcard/] [tkconfig.h] - Blame information for rev 2

Details | Compare with Previous | View Log


#if defined CONFIG_SYN_INFERRED
#define CONFIG_SYN_TECH inferred
#elif defined CONFIG_SYN_RHUMC
#define CONFIG_SYN_TECH rhumc
#elif defined CONFIG_SYN_ATC18
#define CONFIG_SYN_TECH atc18s
#elif defined CONFIG_SYN_AXCEL
#define CONFIG_SYN_TECH axcel
#elif defined CONFIG_SYN_PROASICPLUS
#define CONFIG_SYN_TECH proasic
#elif defined CONFIG_SYN_ALTERA
#define CONFIG_SYN_TECH altera
#elif defined CONFIG_SYN_IHP25
#define CONFIG_SYN_TECH ihp25
#elif defined CONFIG_SYN_IHP25RH
#define CONFIG_SYN_TECH ihp25rh
#elif defined CONFIG_SYN_LATTICE
#define CONFIG_SYN_TECH lattice
#elif defined CONFIG_SYN_PEREGRINE
#define CONFIG_SYN_TECH peregrine
#elif defined CONFIG_SYN_PROASIC
#define CONFIG_SYN_TECH proasic
#elif defined CONFIG_SYN_PROASIC3
#define CONFIG_SYN_TECH proasic3
#elif defined CONFIG_SYN_SPARTAN2
#define CONFIG_SYN_TECH virtex
#elif defined CONFIG_SYN_VIRTEX
#define CONFIG_SYN_TECH virtex
#elif defined CONFIG_SYN_VIRTEXE
#define CONFIG_SYN_TECH virtex
#elif defined CONFIG_SYN_SPARTAN3
#define CONFIG_SYN_TECH spartan3
#elif defined CONFIG_SYN_SPARTAN3E
#define CONFIG_SYN_TECH spartan3e
#elif defined CONFIG_SYN_VIRTEX2
#define CONFIG_SYN_TECH virtex2
#elif defined CONFIG_SYN_VIRTEX4
#define CONFIG_SYN_TECH virtex4
#elif defined CONFIG_SYN_VIRTEX5
#define CONFIG_SYN_TECH virtex5
#elif defined CONFIG_SYN_RH_LIB18T
#define CONFIG_SYN_TECH rhlib18t
#elif defined CONFIG_SYN_UT025CRH
#define CONFIG_SYN_TECH ut25
#elif defined CONFIG_SYN_CUSTOM1
#define CONFIG_SYN_TECH custom1
#else
#error "unknown target technology"
#endif
 
#if defined CONFIG_SYN_INFER_RAM
#define CFG_RAM_TECH inferred
#elif defined CONFIG_MEM_RHUMC
#define CFG_RAM_TECH rhumc
#elif defined CONFIG_MEM_VIRAGE
#define CFG_RAM_TECH memvirage
#elif defined CONFIG_MEM_ARTISAN
#define CFG_RAM_TECH memartisan
#elif defined CONFIG_MEM_CUSTOM1
#define CFG_RAM_TECH custom1
#else
#define CFG_RAM_TECH CONFIG_SYN_TECH
#endif
 
#if defined CONFIG_SYN_INFER_PADS
#define CFG_PAD_TECH inferred
#else
#define CFG_PAD_TECH CONFIG_SYN_TECH
#endif
 
#ifndef CONFIG_SYN_NO_ASYNC
#define CONFIG_SYN_NO_ASYNC 0
#endif
 
 
 
#if defined CONFIG_CLK_ALTDLL
#define CFG_CLK_TECH stratix
#elif defined CONFIG_CLK_HCLKBUF
#define CFG_CLK_TECH axcel
#elif defined CONFIG_CLK_LATDLL
#define CFG_CLK_TECH lattice
#elif defined CONFIG_CLK_CLKDLL
#define CFG_CLK_TECH virtex
#elif defined CONFIG_CLK_DCM
#define CFG_CLK_TECH CONFIG_SYN_TECH
#elif defined CONFIG_CLK_LIB18T
#define CFG_CLK_TECH rhlib18t
#else
#define CFG_CLK_TECH inferred
#endif
 
#ifndef CONFIG_CLK_MUL
#define CONFIG_CLK_MUL 2
#endif
 
#ifndef CONFIG_CLK_DIV
#define CONFIG_CLK_DIV 2
#endif
 
#ifndef CONFIG_PCI_CLKDLL
#define CONFIG_PCI_CLKDLL 0
#endif
 
#ifndef CONFIG_PCI_SYSCLK
#define CONFIG_PCI_SYSCLK 0
#endif
 
#ifndef CONFIG_CLK_NOFB
#define CONFIG_CLK_NOFB 0
#endif
#ifndef CONFIG_AHB_SPLIT
#define CONFIG_AHB_SPLIT 0
#endif
 
#ifndef CONFIG_AHB_RROBIN
#define CONFIG_AHB_RROBIN 0
#endif
 
#ifndef CONFIG_AHB_IOADDR
#define CONFIG_AHB_IOADDR FFF
#endif
 
#ifndef CONFIG_APB_HADDR
#define CONFIG_APB_HADDR 800
#endif
 
#ifndef CONFIG_DSU_UART
#define CONFIG_DSU_UART 0
#endif
 
 
#ifndef CONFIG_DSU_JTAG
#define CONFIG_DSU_JTAG 0
#endif
 
 
#ifndef CONFIG_AHBRAM_ENABLE
#define CONFIG_AHBRAM_ENABLE 0
#endif
 
#ifndef CONFIG_AHBRAM_START
#define CONFIG_AHBRAM_START A00
#endif
 
#if defined CONFIG_AHBRAM_SZ1
#define CFG_AHBRAMSZ 1
#elif CONFIG_AHBRAM_SZ2
#define CFG_AHBRAMSZ 2
#elif CONFIG_AHBRAM_SZ4
#define CFG_AHBRAMSZ 4
#elif CONFIG_AHBRAM_SZ8
#define CFG_AHBRAMSZ 8
#elif CONFIG_AHBRAM_SZ16
#define CFG_AHBRAMSZ 16
#elif CONFIG_AHBRAM_SZ32
#define CFG_AHBRAMSZ 32
#elif CONFIG_AHBRAM_SZ64
#define CFG_AHBRAMSZ 64
#else
#define CFG_AHBRAMSZ 1
#endif
 
#ifndef CONFIG_GRETH_ENABLE
#define CONFIG_GRETH_ENABLE 0
#endif
 
#ifndef CONFIG_GRETH_GIGA
#define CONFIG_GRETH_GIGA 0
#endif
 
#if defined CONFIG_GRETH_FIFO4
#define CFG_GRETH_FIFO 4
#elif defined CONFIG_GRETH_FIFO8
#define CFG_GRETH_FIFO 8
#elif defined CONFIG_GRETH_FIFO16
#define CFG_GRETH_FIFO 16
#elif defined CONFIG_GRETH_FIFO32
#define CFG_GRETH_FIFO 32
#elif defined CONFIG_GRETH_FIFO64
#define CFG_GRETH_FIFO 64
#else
#define CFG_GRETH_FIFO 8
#endif
 
#if defined CONFIG_PCI_SIMPLE_TARGET
#define CFG_PCITYPE 1
#elif defined CONFIG_PCI_MASTER_TARGET_DMA
#define CFG_PCITYPE 3
#elif defined CONFIG_PCI_MASTER_TARGET
#define CFG_PCITYPE 2
#else
#define CFG_PCITYPE 0
#endif
 
#ifndef CONFIG_PCI_VENDORID
#define CONFIG_PCI_VENDORID 0
#endif
 
#ifndef CONFIG_PCI_DEVICEID
#define CONFIG_PCI_DEVICEID 0
#endif
 
#ifndef CONFIG_PCI_REVID
#define CONFIG_PCI_REVID 0
#endif
 
#if defined CONFIG_PCI_FIFO0
#define CFG_PCIFIFO 8
#define CFG_PCI_ENFIFO 0
#elif defined CONFIG_PCI_FIFO16
#define CFG_PCIFIFO 16
#elif defined CONFIG_PCI_FIFO32
#define CFG_PCIFIFO 32
#elif defined CONFIG_PCI_FIFO64
#define CFG_PCIFIFO 64
#elif defined CONFIG_PCI_FIFO128
#define CFG_PCIFIFO 128
#elif defined CONFIG_PCI_FIFO256
#define CFG_PCIFIFO 256
#else
#define CFG_PCIFIFO 8
#endif
 
#ifndef CFG_PCI_ENFIFO
#define CFG_PCI_ENFIFO 1
#endif
 
#ifndef CONFIG_PCI_TRACE
#define CONFIG_PCI_TRACE 0
#endif
 
#if defined CONFIG_PCI_TRACE512
#define CFG_PCI_TRACEBUF 512
#elif defined CONFIG_PCI_TRACE1024
#define CFG_PCI_TRACEBUF 1024
#elif defined CONFIG_PCI_TRACE2048
#define CFG_PCI_TRACEBUF 2048
#elif defined CONFIG_PCI_TRACE4096
#define CFG_PCI_TRACEBUF 4096
#else
#define CFG_PCI_TRACEBUF 256
#endif
 
 

Browse

Tools

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [netcard/] [tkconfig.h] - Blame information for rev 2

Line No.	Rev	Author	Line
1	2	dimamali	`#if defined CONFIG_SYN_INFERRED`
2			`#define CONFIG_SYN_TECH inferred`
3			`#elif defined CONFIG_SYN_RHUMC`
4			`#define CONFIG_SYN_TECH rhumc`
5			`#elif defined CONFIG_SYN_ATC18`
6			`#define CONFIG_SYN_TECH atc18s`
7			`#elif defined CONFIG_SYN_AXCEL`
8			`#define CONFIG_SYN_TECH axcel`
9			`#elif defined CONFIG_SYN_PROASICPLUS`
10			`#define CONFIG_SYN_TECH proasic`
11			`#elif defined CONFIG_SYN_ALTERA`
12			`#define CONFIG_SYN_TECH altera`
13			`#elif defined CONFIG_SYN_IHP25`
14			`#define CONFIG_SYN_TECH ihp25`
15			`#elif defined CONFIG_SYN_IHP25RH`
16			`#define CONFIG_SYN_TECH ihp25rh`
17			`#elif defined CONFIG_SYN_LATTICE`
18			`#define CONFIG_SYN_TECH lattice`
19			`#elif defined CONFIG_SYN_PEREGRINE`
20			`#define CONFIG_SYN_TECH peregrine`
21			`#elif defined CONFIG_SYN_PROASIC`
22			`#define CONFIG_SYN_TECH proasic`
23			`#elif defined CONFIG_SYN_PROASIC3`
24			`#define CONFIG_SYN_TECH proasic3`
25			`#elif defined CONFIG_SYN_SPARTAN2`
26			`#define CONFIG_SYN_TECH virtex`
27			`#elif defined CONFIG_SYN_VIRTEX`
28			`#define CONFIG_SYN_TECH virtex`
29			`#elif defined CONFIG_SYN_VIRTEXE`
30			`#define CONFIG_SYN_TECH virtex`
31			`#elif defined CONFIG_SYN_SPARTAN3`
32			`#define CONFIG_SYN_TECH spartan3`
33			`#elif defined CONFIG_SYN_SPARTAN3E`
34			`#define CONFIG_SYN_TECH spartan3e`
35			`#elif defined CONFIG_SYN_VIRTEX2`
36			`#define CONFIG_SYN_TECH virtex2`
37			`#elif defined CONFIG_SYN_VIRTEX4`
38			`#define CONFIG_SYN_TECH virtex4`
39			`#elif defined CONFIG_SYN_VIRTEX5`
40			`#define CONFIG_SYN_TECH virtex5`
41			`#elif defined CONFIG_SYN_RH_LIB18T`
42			`#define CONFIG_SYN_TECH rhlib18t`
43			`#elif defined CONFIG_SYN_UT025CRH`
44			`#define CONFIG_SYN_TECH ut25`
45			`#elif defined CONFIG_SYN_CUSTOM1`
46			`#define CONFIG_SYN_TECH custom1`
47			`#else`
48			`#error "unknown target technology"`
49			`#endif`
50
51			`#if defined CONFIG_SYN_INFER_RAM`
52			`#define CFG_RAM_TECH inferred`
53			`#elif defined CONFIG_MEM_RHUMC`
54			`#define CFG_RAM_TECH rhumc`
55			`#elif defined CONFIG_MEM_VIRAGE`
56			`#define CFG_RAM_TECH memvirage`
57			`#elif defined CONFIG_MEM_ARTISAN`
58			`#define CFG_RAM_TECH memartisan`
59			`#elif defined CONFIG_MEM_CUSTOM1`
60			`#define CFG_RAM_TECH custom1`
61			`#else`
62			`#define CFG_RAM_TECH CONFIG_SYN_TECH`
63			`#endif`
64
65			`#if defined CONFIG_SYN_INFER_PADS`
66			`#define CFG_PAD_TECH inferred`
67			`#else`
68			`#define CFG_PAD_TECH CONFIG_SYN_TECH`
69			`#endif`
70
71			`#ifndef CONFIG_SYN_NO_ASYNC`
72			`#define CONFIG_SYN_NO_ASYNC 0`
73			`#endif`
74
75
76
77			`#if defined CONFIG_CLK_ALTDLL`
78			`#define CFG_CLK_TECH stratix`
79			`#elif defined CONFIG_CLK_HCLKBUF`
80			`#define CFG_CLK_TECH axcel`
81			`#elif defined CONFIG_CLK_LATDLL`
82			`#define CFG_CLK_TECH lattice`
83			`#elif defined CONFIG_CLK_CLKDLL`
84			`#define CFG_CLK_TECH virtex`
85			`#elif defined CONFIG_CLK_DCM`
86			`#define CFG_CLK_TECH CONFIG_SYN_TECH`
87			`#elif defined CONFIG_CLK_LIB18T`
88			`#define CFG_CLK_TECH rhlib18t`
89			`#else`
90			`#define CFG_CLK_TECH inferred`
91			`#endif`
92
93			`#ifndef CONFIG_CLK_MUL`
94			`#define CONFIG_CLK_MUL 2`
95			`#endif`
96
97			`#ifndef CONFIG_CLK_DIV`
98			`#define CONFIG_CLK_DIV 2`
99			`#endif`
100
101			`#ifndef CONFIG_PCI_CLKDLL`
102			`#define CONFIG_PCI_CLKDLL 0`
103			`#endif`
104
105			`#ifndef CONFIG_PCI_SYSCLK`
106			`#define CONFIG_PCI_SYSCLK 0`
107			`#endif`
108
109			`#ifndef CONFIG_CLK_NOFB`
110			`#define CONFIG_CLK_NOFB 0`
111			`#endif`
112			`#ifndef CONFIG_AHB_SPLIT`
113			`#define CONFIG_AHB_SPLIT 0`
114			`#endif`
115
116			`#ifndef CONFIG_AHB_RROBIN`
117			`#define CONFIG_AHB_RROBIN 0`
118			`#endif`
119
120			`#ifndef CONFIG_AHB_IOADDR`
121			`#define CONFIG_AHB_IOADDR FFF`
122			`#endif`
123
124			`#ifndef CONFIG_APB_HADDR`
125			`#define CONFIG_APB_HADDR 800`
126			`#endif`
127
128			`#ifndef CONFIG_DSU_UART`
129			`#define CONFIG_DSU_UART 0`
130			`#endif`
131
132
133			`#ifndef CONFIG_DSU_JTAG`
134			`#define CONFIG_DSU_JTAG 0`
135			`#endif`
136
137
138			`#ifndef CONFIG_AHBRAM_ENABLE`
139			`#define CONFIG_AHBRAM_ENABLE 0`
140			`#endif`
141
142			`#ifndef CONFIG_AHBRAM_START`
143			`#define CONFIG_AHBRAM_START A00`
144			`#endif`
145
146			`#if defined CONFIG_AHBRAM_SZ1`
147			`#define CFG_AHBRAMSZ 1`
148			`#elif CONFIG_AHBRAM_SZ2`
149			`#define CFG_AHBRAMSZ 2`
150			`#elif CONFIG_AHBRAM_SZ4`
151			`#define CFG_AHBRAMSZ 4`
152			`#elif CONFIG_AHBRAM_SZ8`
153			`#define CFG_AHBRAMSZ 8`
154			`#elif CONFIG_AHBRAM_SZ16`
155			`#define CFG_AHBRAMSZ 16`
156			`#elif CONFIG_AHBRAM_SZ32`
157			`#define CFG_AHBRAMSZ 32`
158			`#elif CONFIG_AHBRAM_SZ64`
159			`#define CFG_AHBRAMSZ 64`
160			`#else`
161			`#define CFG_AHBRAMSZ 1`
162			`#endif`
163
164			`#ifndef CONFIG_GRETH_ENABLE`
165			`#define CONFIG_GRETH_ENABLE 0`
166			`#endif`
167
168			`#ifndef CONFIG_GRETH_GIGA`
169			`#define CONFIG_GRETH_GIGA 0`
170			`#endif`
171
172			`#if defined CONFIG_GRETH_FIFO4`
173			`#define CFG_GRETH_FIFO 4`
174			`#elif defined CONFIG_GRETH_FIFO8`
175			`#define CFG_GRETH_FIFO 8`
176			`#elif defined CONFIG_GRETH_FIFO16`
177			`#define CFG_GRETH_FIFO 16`
178			`#elif defined CONFIG_GRETH_FIFO32`
179			`#define CFG_GRETH_FIFO 32`
180			`#elif defined CONFIG_GRETH_FIFO64`
181			`#define CFG_GRETH_FIFO 64`
182			`#else`
183			`#define CFG_GRETH_FIFO 8`
184			`#endif`
185
186			`#if defined CONFIG_PCI_SIMPLE_TARGET`
187			`#define CFG_PCITYPE 1`
188			`#elif defined CONFIG_PCI_MASTER_TARGET_DMA`
189			`#define CFG_PCITYPE 3`
190			`#elif defined CONFIG_PCI_MASTER_TARGET`
191			`#define CFG_PCITYPE 2`
192			`#else`
193			`#define CFG_PCITYPE 0`
194			`#endif`
195
196			`#ifndef CONFIG_PCI_VENDORID`
197			`#define CONFIG_PCI_VENDORID 0`
198			`#endif`
199
200			`#ifndef CONFIG_PCI_DEVICEID`
201			`#define CONFIG_PCI_DEVICEID 0`
202			`#endif`
203
204			`#ifndef CONFIG_PCI_REVID`
205			`#define CONFIG_PCI_REVID 0`
206			`#endif`
207
208			`#if defined CONFIG_PCI_FIFO0`
209			`#define CFG_PCIFIFO 8`
210			`#define CFG_PCI_ENFIFO 0`
211			`#elif defined CONFIG_PCI_FIFO16`
212			`#define CFG_PCIFIFO 16`
213			`#elif defined CONFIG_PCI_FIFO32`
214			`#define CFG_PCIFIFO 32`
215			`#elif defined CONFIG_PCI_FIFO64`
216			`#define CFG_PCIFIFO 64`
217			`#elif defined CONFIG_PCI_FIFO128`
218			`#define CFG_PCIFIFO 128`
219			`#elif defined CONFIG_PCI_FIFO256`
220			`#define CFG_PCIFIFO 256`
221			`#else`
222			`#define CFG_PCIFIFO 8`
223			`#endif`
224
225			`#ifndef CFG_PCI_ENFIFO`
226			`#define CFG_PCI_ENFIFO 1`
227			`#endif`
228
229			`#ifndef CONFIG_PCI_TRACE`
230			`#define CONFIG_PCI_TRACE 0`
231			`#endif`
232
233			`#if defined CONFIG_PCI_TRACE512`
234			`#define CFG_PCI_TRACEBUF 512`
235			`#elif defined CONFIG_PCI_TRACE1024`
236			`#define CFG_PCI_TRACEBUF 1024`
237			`#elif defined CONFIG_PCI_TRACE2048`
238			`#define CFG_PCI_TRACEBUF 2048`
239			`#elif defined CONFIG_PCI_TRACE4096`
240			`#define CFG_PCI_TRACEBUF 4096`
241			`#else`
242			`#define CFG_PCI_TRACEBUF 256`
243			`#endif`
244
245