OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [ut699rh-evab/] [Makefile] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
GRLIB=../..
2
TOP=leon3mp
3
BOARD=ut699rh-evab
4
include $(GRLIB)/boards/$(BOARD)/Makefile.inc
5
DEVICE=$(PART)-$(PACKAGE)$(SPEED)
6
#UCF=$(GRLIB)/boards/$(BOARD)/$(TOP).ucf
7
UCF=$(TOP).ucf
8
QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf
9
EFFORT=high
10
XSTOPT=
11
VHDLSYNFILES=config.vhd  leon3core.vhd core.vhd \
12
        pads.vhd leon3mp.vhd
13
VHDLSIMFILES=testbench.vhd
14
SIMTOP=testbench
15
SDCFILE=default.sdc
16
#SDCFILE=$(GRLIB)/boards/$(BOARD)/default.sdc
17
BITGEN=$(GRLIB)/boards/$(BOARD)/default.ut
18
CLEAN=soft-clean
19
ISEMPAOPT=-timing
20
SYNPOPT="set_option -pipe 1; set_option -retiming 1"
21
 
22
TECHLIBS = unisim
23
LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
24
        tmtc openchip hynix cypress ihp gleichmann
25
DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan ddr ata usb usbhc
26
FILESKIP = grcan.vhd
27
 
28
 
29
include $(GRLIB)/bin/Makefile
30
include $(GRLIB)/software/leon3/Makefile
31
 
32
 
33
##################  project specific targets ##########################

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.