OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [lib/] [esa/] [memoryctrl/] [mctrl.in] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
 
2
  mainmenu_option next_comment
3
  comment 'Leon2 memory controller        '
4
      bool 'Enable Leon2 memory controller  ' CONFIG_MCTRL_LEON2
5
      if [ "$CONFIG_MCTRL_LEON2" = "y" ]; then
6
        bool '8-bit PROM/SRAM bus support    ' CONFIG_MCTRL_8BIT
7
        bool '16-bit PROM/SRAM bus support    ' CONFIG_MCTRL_16BIT
8
        bool '5th SRAM chip-select  ' CONFIG_MCTRL_5CS
9
        bool 'SDRAM controller       ' CONFIG_MCTRL_SDRAM
10
        if [ "$CONFIG_MCTRL_SDRAM" = "y" ]; then
11
          bool 'Separate address and data buses' CONFIG_MCTRL_SDRAM_SEPBUS
12
          if [ "$CONFIG_MCTRL_SDRAM_SEPBUS" = "y" ]; then
13
            bool '64-bit SDRAM data bus' CONFIG_MCTRL_SDRAM_BUS64
14
            bool 'Unsynchronized sdclock' CONFIG_MCTRL_SDRAM_INVCLK
15
          fi
16
          bool 'Enable page burst operation     ' CONFIG_MCTRL_PAGE
17
          if [ "$CONFIG_MCTRL_PAGE" = "y" ]; then
18
            bool 'Enable programmable page burst ' CONFIG_MCTRL_PROGPAGE
19
          fi
20
        fi
21
      fi
22
  endmenu
23
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.