OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [lib/] [esa/] [memoryctrl/] [mctrl.in.h] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali 
#ifndef CONFIG_MCTRL_LEON2
2 
#define CONFIG_MCTRL_LEON2 0
3 
#endif
4 
 
5 
#ifndef CONFIG_MCTRL_SDRAM
6 
#define CONFIG_MCTRL_SDRAM 0
7 
#endif
8 
 
9 
#ifndef CONFIG_MCTRL_SDRAM_SEPBUS
10 
#define CONFIG_MCTRL_SDRAM_SEPBUS 0
11 
#endif
12 
 
13 
#ifndef CONFIG_MCTRL_SDRAM_INVCLK
14 
#define CONFIG_MCTRL_SDRAM_INVCLK 0
15 
#endif
16 
 
17 
#ifndef CONFIG_MCTRL_SDRAM_BUS64
18 
#define CONFIG_MCTRL_SDRAM_BUS64 0
19 
#endif
20 
 
21 
#ifndef CONFIG_MCTRL_8BIT
22 
#define CONFIG_MCTRL_8BIT 0
23 
#endif
24 
 
25 
#ifndef CONFIG_MCTRL_16BIT
26 
#define CONFIG_MCTRL_16BIT 0
27 
#endif
28 
 
29 
#ifndef CONFIG_MCTRL_5CS
30 
#define CONFIG_MCTRL_5CS 0
31 
#endif
32 
 
33 
#ifndef CONFIG_MCTRL_EDAC
34 
#define CONFIG_MCTRL_EDAC 0
35 
#endif
36 
 
37 
#ifndef CONFIG_MCTRL_PAGE
38 
#define CONFIG_MCTRL_PAGE 0
39 
#endif
40 
 
41 
#ifndef CONFIG_MCTRL_PROGPAGE
42 
#define CONFIG_MCTRL_PROGPAGE 0
43 
#endif
44 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.