OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [lib/] [esa/] [misc/] [misc_esa.vhd] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
----------------------------------------------------------------------------
2
--  This file is a part of the GRLIB VHDL IP LIBRARY
3
--  Copyright (C) 2004 GAISLER RESEARCH
4
--
5
--  This program is free software; you can redistribute it and/or modify
6
--  it under the terms of the GNU General Public License as published by
7
--  the Free Software Foundation; either version 2 of the License, or
8
--  (at your option) any later version.
9
--
10
--  See the file COPYING for the full details of the license.
11
--
12
-----------------------------------------------------------------------------
13
-- package:     misc
14
-- File:        misc.vhd
15
-- Author:      Jiri Gaisler - Gaisler Research
16
-- Description: Misc cores from LEON2
17
------------------------------------------------------------------------------
18
 
19
library ieee;
20
use ieee.std_logic_1164.all;
21
library grlib;
22
use grlib.amba.all;
23
library gaisler;
24
use gaisler.uart.all;
25
 
26
package misc_esa is
27
 
28
component l2uart
29
  generic (
30
    pindex  : integer := 0;
31
    paddr   : integer := 0;
32
    pmask   : integer := 16#fff#;
33
    console : integer := 0;
34
    pirq    : integer := 0
35
  );
36
  port (
37
    rst     : in  std_ulogic;
38
    clk     : in  std_ulogic;
39
    apbi    : in  apb_slv_in_type;
40
    apbo    : out apb_slv_out_type;
41
    uarti   : in  uart_in_type;
42
    uarto   : out uart_out_type);
43
end component;
44
 
45
end;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.