OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [lib/] [gaisler/] [ata/] [ata.in.help] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
ATA interface enable
2
CONFIG_ATA_ENABLE
3
  Say Y here to enable the ATA interace from OpenCores. The core has one
4
  AHB slave interface for accessing all control registers.
5
 
6
ATA register address
7
CONFIG_ATAIO
8
  The control registers of the ATA core occupy 256 byte, and are
9
  mapped in the AHB bus I/O area (0xFFF00000 - 0xFFFFF000). This setting
10
  defines at which address in the I/O area the registers appear (HADDR[19:8]).
11
 
12
ATA interrupt
13
CONFIG_ATAIRQ
14
  Defines which interrupt number the ATA core will generate.
15
 
16
ATA DMA support
17
CONFIG_ATA_MWDMA
18
  Say yes here to enable IDE multi-word DMA support (MWDMA).
19
  This will increase transfer rate compared to the PIO mode,
20
  but increase area with approxiamtely 5,000 gates. Note that
21
  DMA is not supported by legacy CF cards, so it makes no sense
22
  to enable it on CF card sockets.
23
 
24
ATA DMA FIFO depth
25
CONFIG_ATA_FIFO
26
  Defines the DMA FIFO depth. Choose 8 or 16.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.