URL
https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
2 |
dimamali |
-- DDR controller
|
2 |
|
|
constant CFG_DDR2SP : integer := CONFIG_DDR2SP;
|
3 |
|
|
constant CFG_DDR2SP_INIT : integer := CONFIG_DDR2SP_INIT;
|
4 |
|
|
constant CFG_DDR2SP_FREQ : integer := CONFIG_DDR2SP_FREQ;
|
5 |
|
|
constant CFG_DDR2SP_TRFC : integer := CONFIG_DDR2SP_TRFC;
|
6 |
|
|
constant CFG_DDR2SP_DATAWIDTH : integer := CONFIG_DDR2SP_DATAWIDTH;
|
7 |
|
|
constant CFG_DDR2SP_COL : integer := CONFIG_DDR2SP_COL;
|
8 |
|
|
constant CFG_DDR2SP_SIZE : integer := CONFIG_DDR2SP_MBYTE;
|
9 |
|
|
constant CFG_DDR2SP_DELAY0 : integer := CONFIG_DDR2SP_DELAY0;
|
10 |
|
|
constant CFG_DDR2SP_DELAY1 : integer := CONFIG_DDR2SP_DELAY1;
|
11 |
|
|
constant CFG_DDR2SP_DELAY2 : integer := CONFIG_DDR2SP_DELAY2;
|
12 |
|
|
constant CFG_DDR2SP_DELAY3 : integer := CONFIG_DDR2SP_DELAY3;
|
13 |
|
|
constant CFG_DDR2SP_DELAY4 : integer := CONFIG_DDR2SP_DELAY4;
|
14 |
|
|
constant CFG_DDR2SP_DELAY5 : integer := CONFIG_DDR2SP_DELAY5;
|
15 |
|
|
constant CFG_DDR2SP_DELAY6 : integer := CONFIG_DDR2SP_DELAY6;
|
16 |
|
|
constant CFG_DDR2SP_DELAY7 : integer := CONFIG_DDR2SP_DELAY7;
|
17 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.