OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [lib/] [gaisler/] [ddr/] [ddrctrl.in.help] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
SDRAM controller enable
2
CONFIG_DDRMP
3
  Say Y here to enabled a 32-bit DDR SDRAM controller.
4
 
5
DDR chip selects
6
CONFIG_DDRMP_NCS
7
  The number of chip selects the DDR controller should supply (1 - 2).
8
 
9
DDR devices per bank
10
CONFIG_DDRMP_NDEV
11
  The number of DDR devices per bank (chip select). Must be one
12
  of 1, 2, 4, 8 or 16.
13
 
14
DDR device data width
15
CONFIG_DDRMP_NBITS
16
  The data width of each DDR device. Must be 4, 8 or 16 bits.
17
 
18
DDR device density
19
CONFIG_DDRMP_MBITS
20
  The density in Mbit of each DDR device. Must be 64, 128, 256,
21
  512 or 1024 Mbit.
22
 
23
DDR frequency
24
CONFIG_DDRMP_FREQ
25
  The DDR clock frequency in MHz.
26
 
27
Secondary AHB port
28
CONFIG_DDRMP_EN2P
29
  Say Y here to enable the second AHB port
30
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.