OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [lib/] [gaisler/] [misc/] [i2cslv.in.help] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
GRLIB I2C slave
2
CONFIG_I2CSLV_ENABLE
3
  Say Y here to enable the I2C slave.
4
 
5
CONFIG_I2CSLV_HARDADDR
6
  Say Y here to configure the core with a hard coded address
7
 
8
CONFIG_I2CSLV_TENBIT
9
  Say Y here to enable 10-bit address support
10
 
11
CONFIG_I2CSLV_I2CADDR
12
  Value of (initial) I2C slave address
13
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.