OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [lib/] [gaisler/] [pci/] [pci.in.help] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
PCI interface type
2
CONFIG_PCI_SIMPLE_TARGET
3
  The target-only PCI interface provides a simple target interface
4
  without fifos. It is small and robust, and is suitable to be used
5
  for DSU communications via PCI.
6
 
7
PCI interface type
8
CONFIG_PCI_MASTER_TARGET
9
  The master-target PCI interface provides a high-performance 32-bit
10
  PCI interface with configurable FIFOs and optional DMA channel.
11
 
12
PCI interface type
13
CONFIG_PCI_MASTER_TARGET_DMA
14
  Say Y here to enable a DMA controller in the PCI master-target core.
15
  The DMA controller can perform PCI<->memory data transfers
16
  independently of the processor.
17
 
18
PCI vendor id
19
CONFIG_PCI_VENDORID
20
  Sets the PCI vendor ID in the PCI configuration area.
21
 
22
PCI device id
23
CONFIG_PCI_DEVICEID
24
  Sets the PCI device ID in the PCI configuration area.
25
 
26
PCI initiator address
27
CONFIG_PCI_HADDR
28
  Sets the MSB AHB adress (HADDR[31:20]) of the PCI initiator area.
29
 
30
PCI FIFO depth
31
CONFIG_PCI_FIFO8
32
  The number words in the PCI FIFO buffers in the master-target
33
  core. The master interface uses four 33-bit wide FIFOs, while the
34
  target interface uses two.
35
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.