1 |
2 |
dimamali |
|
2 |
|
|
Use Virtex CLKDLL for clock synchronisation
|
3 |
|
|
CONFIG_CLK_INFERRED
|
4 |
|
|
Certain target technologies include clock generators to scale or
|
5 |
|
|
phase-adjust the system and SDRAM clocks. This is currently supported
|
6 |
|
|
for Xilinx, Altera and Proasic3 FPGAs. Depending on technology, you
|
7 |
|
|
can select to use the Xilinx CKLDLL macro (Virtex, VirtexE, Spartan1/2),
|
8 |
|
|
the Xilinx DCM (Virtex-2, Spartan3, Virtex-4), the Altera ALTDLL
|
9 |
|
|
(Stratix, Cyclone), or the Proasic3 PLL. Choose the 'inferred'
|
10 |
|
|
option to skip a clock generator.
|
11 |
|
|
|
12 |
|
|
Clock multiplier
|
13 |
|
|
CONFIG_CLK_MUL
|
14 |
|
|
When using the Xilinx DCM or Altera ALTPLL, the system clock can
|
15 |
|
|
be multiplied with a factor of 2 - 32, and divided by a factor of
|
16 |
|
|
1 - 32. This makes it possible to generate almost any desired
|
17 |
|
|
processor frequency. When using the Xilinx CLKDLL generator,
|
18 |
|
|
the resulting frequency scale factor (mul/div) must be one of
|
19 |
|
|
1/2, 1 or 2. On Proasic3, the factor can be 1 - 128.
|
20 |
|
|
|
21 |
|
|
WARNING: The resulting clock must be within the limits specified
|
22 |
|
|
by the target FPGA family.
|
23 |
|
|
|
24 |
|
|
Clock divider
|
25 |
|
|
CONFIG_CLK_DIV
|
26 |
|
|
When using the Xilinx DCM or Altera ALTPLL, the system clock can
|
27 |
|
|
be multiplied with a factor of 2 - 32, and divided by a factor of
|
28 |
|
|
1 - 32. This makes it possible to generate almost any desired
|
29 |
|
|
processor frequency. When using the Xilinx CLKDLL generator,
|
30 |
|
|
the resulting frequency scale factor (mul/div) must be one of
|
31 |
|
|
1/2, 1 or 2. On Proasic3, the factor can be 1 - 128.
|
32 |
|
|
|
33 |
|
|
WARNING: The resulting clock must be within the limits specified
|
34 |
|
|
by the target FPGA family.
|
35 |
|
|
|
36 |
|
|
Output clock divider
|
37 |
|
|
CONFIG_OCLK_DIV
|
38 |
|
|
When using the Proasic3 PLL, the system clock is generated by three
|
39 |
|
|
parameters: input clock multiplication, input clock division and
|
40 |
|
|
output clock division. Only certain values of these parameters
|
41 |
|
|
are allowed, but unfortunately this is not documented by Actel.
|
42 |
|
|
To find the correct values, run the Libero Smartgen tool and
|
43 |
|
|
insert you desired input and output clock frequencies in the
|
44 |
|
|
Static PLL configurator. The mul/div factors can then be read
|
45 |
|
|
out from tool.
|
46 |
|
|
|
47 |
|
|
System clock multiplier
|
48 |
|
|
CONFIG_CLKDLL_1_2
|
49 |
|
|
The Xilinx CLKDLL can scale the input clock with a factor of 0.5, 1.0,
|
50 |
|
|
or 2.0. Useful when the target board has an oscillator with a too high
|
51 |
|
|
(or low) frequency for your design. The divided clock will be used as the
|
52 |
|
|
main clock for the whole processor (except PCI and ethernet clocks).
|
53 |
|
|
|
54 |
|
|
System clock multiplier
|
55 |
|
|
CONFIG_DCM_2_3
|
56 |
|
|
The Xilinx DCM and Altera ALTDLL can scale the input clock with a large
|
57 |
|
|
range of factors. Useful when the target board has an oscillator with a
|
58 |
|
|
too high (or low) frequency for your design. The divided clock will
|
59 |
|
|
be used as the main clock for the whole processor (except PCI and
|
60 |
|
|
ethernet clocks). NOTE: the resulting frequency must be at least
|
61 |
|
|
24 MHz or the DCM and ALTDLL might not work.
|
62 |
|
|
|
63 |
|
|
Enable CLKDLL for PCI clock
|
64 |
|
|
CONFIG_PCI_CLKDLL
|
65 |
|
|
Say Y here to re-synchronize the PCI clock using a
|
66 |
|
|
Virtex BUFGDLL macro. Will improve PCI clock-to-output
|
67 |
|
|
delays on the expense of input-setup requirements.
|
68 |
|
|
|
69 |
|
|
Use PCI clock system clock
|
70 |
|
|
CONFIG_PCI_SYSCLK
|
71 |
|
|
Say Y here to the PCI clock to generate the system clock.
|
72 |
|
|
The PCI clock can be scaled using the DCM or CLKDLL to
|
73 |
|
|
generate a suitable processor clock.
|
74 |
|
|
|
75 |
|
|
External SDRAM clock feedback
|
76 |
|
|
CONFIG_CLK_NOFB
|
77 |
|
|
Say Y here to disable the external clock feedback to synchronize the
|
78 |
|
|
SDRAM clock. This option is necessary if your board or design does not
|
79 |
|
|
have an external clock feedback that is connected to the pllref input
|
80 |
|
|
of the clock generator.
|