OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [lib/] [techmap/] [gencomp/] [tech.in.fpga] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
  choice 'Target technology                           ' \
2
        "Inferred               CONFIG_SYN_INFERRED \
3
        Altera-all              CONFIG_SYN_ALTERA \
4
        Altera-Stratix          CONFIG_SYN_STRATIX \
5
        Altera-StratixII        CONFIG_SYN_STRATIXII \
6
        Actel-Axcelerator       CONFIG_SYN_AXCEL \
7
        Actel-Proasic           CONFIG_SYN_PROASIC \
8
        Actel-ProasicPlus       CONFIG_SYN_PROASICPLUS \
9
        Actel-Proasic3          CONFIG_SYN_PROASIC3 \
10
        Custom1                 CONFIG_SYN_CUSTOM1 \
11
        Lattice-EC/ECP/XP       CONFIG_SYN_LATTICE \
12
        Xilinx-Spartan2         CONFIG_SYN_SPARTAN2 \
13
        Xilinx-Spartan3         CONFIG_SYN_SPARTAN3 \
14
        Xilinx-Spartan3E        CONFIG_SYN_SPARTAN3E \
15
        Xilinx-Virtex           CONFIG_SYN_VIRTEX \
16
        Xilinx-VirtexE          CONFIG_SYN_VIRTEXE \
17
        Xilinx-Virtex2          CONFIG_SYN_VIRTEX2 \
18
        Xilinx-Virtex4          CONFIG_SYN_VIRTEX4 \
19
        Xilinx-Virtex5          CONFIG_SYN_VIRTEX5" Inferred
20
  if [ "$CONFIG_SYN_INFERRED" = "y" -o "$CONFIG_SYN_CUSTOM1" = "y" ]; then
21
    choice 'Memory Library                           ' \
22
        "Inferred       CONFIG_MEM_INFERRED \
23
        Custom1         CONFIG_MEM_CUSTOM1" Inferred
24
  fi
25
  if [ "$CONFIG_SYN_INFERRED" != "y" ]; then
26
    bool 'Infer RAM' CONFIG_SYN_INFER_RAM
27
    bool 'Infer pads' CONFIG_SYN_INFER_PADS
28
  fi
29
  bool 'Disable asynchronous reset' CONFIG_SYN_NO_ASYNC

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.