OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [software/] [leon3/] [hpi_defs.h] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
#ifndef HPI_DEFS_H
2
#define HPI_DEFS_H
3
 
4
#define USHORT unsigned short
5
#define PUSHORT unsigned short*
6
#define VOID void
7
#define UBYTE unsigned char
8
#define PUBYTE unsigned char*
9
 
10
#define HPI_BASE 0xfff24000
11
#define HPI_CTRL 0xfff34000
12
 
13
/** local definitions **/
14
#define HPI_DATA_PORT                                        0x0000 /* HPI Data Port */
15
#define HPI_MBX_PORT                                         0x0001 /* HPI Mailbox Port */
16
#define HPI_ADDR_PORT                                        0x0002 /* HPI Address Port */
17
#define HPI_STAT_PORT                                        0x0003 /* HPI Status Port */
18
 
19
#define HPI_STAT_ADDR    (HPI_STAT_PORT << 1)
20
#define HPI_MBX_ADDR     (HPI_MBX_PORT << 1)
21
#define HPI_DATA_ADDR    (HPI_DATA_PORT << 1)
22
#define HPI_ADDR_ADDR    (HPI_ADDR_PORT << 1)
23
 
24
#define HPI_INT_MASK     (1 << 12)
25
 
26
#define CY_INTMEM_BASE 0x4A4
27
 
28
typedef union {
29
  struct {
30
    USHORT RESERVED : 3;
31
    USHORT INT : 1;
32
    USHORT AtoCSlow : 2;
33
    USHORT CStoCTRLlow : 2;
34
    USHORT CTRLlowDvalid : 2;
35
    USHORT CTRLlow : 2;
36
    USHORT CTRLhighCShigh : 2;
37
    USHORT CShighREC : 2;
38
  };
39
  USHORT reg;
40
 
41
} CTRL_REG;
42
 
43
 
44
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.