OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [software/] [leon3/] [leon3.h] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
/* ASI codes */
2
 
3
#define ASI_PCI         0x4
4
#define ASI_ITAG        0xC
5
#define ASI_IDATA       0xD
6
#define ASI_DTAG        0xE
7
#define ASI_DDATA       0xF
8
 
9
/* Some bit field masks */
10
 
11
#define CCTRL_FLUSHING_MASK 0x0c000
12
 
13
#define RFE_CONF_BIT    30
14
#define RFE_CONF_MASK   3
15
#define CPP_CONF_BIT    19
16
#define CPP_CONF_MASK   3
17
#define FPU_CONF_BIT    4
18
#define FPU_CONF_MASK   3
19
#define CPTE_MASK       (3 << 17)
20
#define CPTB_MASK       (15 << 24)
21
#define MUL_CONF_BIT    8       
22
#define MAC_CONF_BIT    25      
23
#define DIV_CONF_BIT    9       
24
#define REDAC_CONF_BIT  9       
25
#define PEDAC_CONF_BIT  8       
26
#define MEDAC_CONF_BIT  27      
27
#define MMU_CONF_BIT    31
28
#define ITE_BIT         12
29
#define IDE_BIT         10
30
#define DTE_BIT         8
31
#define DDE_BIT         6
32
#define CE_CLEAR        0x3fc0
33
#define DDE_MASK        (3 << 6)
34
 
35
#define ITAG_VALID_MASK ((1 << ILINESZ) -1)
36
#define ITAG_MAX_ADDRESS ((1 << ITAG_BITS) -1) << (ILINEBITS + 2)
37
#define DTAG_VALID_MASK ((1 << DLINESZ) -1)
38
#define DTAG_MAX_ADDRESS ((1 << DTAG_BITS) -1) << (DLINEBITS + 2)
39
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.