OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [software/] [leon3/] [testmod.h] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
 
2
#define START_TEST   0
3
#define STOP_TEST    1
4
#define TEST_FAIL    2
5
#define REGFILE      3
6
#define MUL_TEST     4
7
#define DIV_TEST     5
8
#define CACHE_TEST   6
9
#define MP_TEST      7
10
#define FPU_TEST     8
11
#define ITAG_TEST    9
12
#define DTAG_TEST    10
13
#define IDAT_TEST    11
14
#define DDAT_TEST    12
15
#define GRFPU_TEST   13
16
#define MMU_TEST     14
17
 
18
#define APBUART_TEST 7 
19
#define FTSRCTRL     8 
20
#define GPIO         9
21
#define CMEM_TEST    10
22
#define IRQ_TEST     11
23
#define SPW_TEST     12
24
 
25
#define MCTRL_BYTE   3
26
#define MCTRL_EDAC   4
27
#define MCTRL_WPROT  5
28
 
29
#define SPW_SNOOP_TEST  1
30
#define SPW_NOSNOOP_TEST  2
31
#define SPW_RMAP_TEST  3
32
#define SPW_TIME_TEST  4
33
 
34
#ifndef __ASSEMBLER__
35
 
36
extern report_device();
37
extern report_subtest();
38
extern fail();
39
extern int irqmp_addr;
40
extern void (*mpfunc[16])(int index);
41
 
42
#endif
43
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.