OpenCores
URL https://opencores.org/ocsvn/mjpeg-decoder/mjpeg-decoder/trunk

Subversion Repositories mjpeg-decoder

[/] [mjpeg-decoder/] [trunk/] [mjpeg/] [coregen/] [dequantize_multiplier/] [jpeg_dequant_multiplier.vhd] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 smanz
--------------------------------------------------------------------------------
2
--     This file is owned and controlled by Xilinx and must be used           --
3
--     solely for design, simulation, implementation and creation of          --
4
--     design files limited to Xilinx devices or technologies. Use            --
5
--     with non-Xilinx devices or technologies is expressly prohibited        --
6
--     and immediately terminates your license.                               --
7
--                                                                            --
8
--     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS"          --
9
--     SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR                --
10
--     XILINX DEVICES.  BY PROVIDING THIS DESIGN, CODE, OR INFORMATION        --
11
--     AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION            --
12
--     OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS              --
13
--     IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,                --
14
--     AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE       --
15
--     FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY DISCLAIMS ANY               --
16
--     WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE                --
17
--     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR         --
18
--     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF        --
19
--     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS        --
20
--     FOR A PARTICULAR PURPOSE.                                              --
21
--                                                                            --
22
--     Xilinx products are not intended for use in life support               --
23
--     appliances, devices, or systems. Use in such applications are          --
24
--     expressly prohibited.                                                  --
25
--                                                                            --
26
--     (c) Copyright 1995-2006 Xilinx, Inc.                                   --
27
--     All rights reserved.                                                   --
28
--------------------------------------------------------------------------------
29
-- You must compile the wrapper file jpeg_dequant_multiplier.vhd when simulating
30
-- the core, jpeg_dequant_multiplier. When compiling the wrapper file, be sure to
31
-- reference the XilinxCoreLib VHDL simulation library. For detailed
32
-- instructions, please refer to the "CORE Generator Help".
33
 
34
-- The synopsys directives "translate_off/translate_on" specified
35
-- below are supported by XST, FPGA Compiler II, Mentor Graphics and Synplicity
36
-- synthesis tools. Ensure they are correct for your synthesis tool(s).
37
 
38
LIBRARY ieee;
39
USE ieee.std_logic_1164.ALL;
40
-- synopsys translate_off
41
Library XilinxCoreLib;
42
-- synopsys translate_on
43
ENTITY jpeg_dequant_multiplier IS
44
        port (
45
        a: IN std_logic_VECTOR(11 downto 0);
46
        b: IN std_logic_VECTOR(7 downto 0);
47
        o: OUT std_logic_VECTOR(19 downto 0));
48
END jpeg_dequant_multiplier;
49
 
50
ARCHITECTURE jpeg_dequant_multiplier_a OF jpeg_dequant_multiplier IS
51
-- synopsys translate_off
52
component wrapped_jpeg_dequant_multiplier
53
        port (
54
        a: IN std_logic_VECTOR(11 downto 0);
55
        b: IN std_logic_VECTOR(7 downto 0);
56
        o: OUT std_logic_VECTOR(19 downto 0));
57
end component;
58
 
59
-- Configuration specification 
60
        for all : wrapped_jpeg_dequant_multiplier use entity XilinxCoreLib.mult_gen_v8_0(behavioral)
61
                generic map(
62
                        c_a_type => 0,
63
                        c_mem_type => 0,
64
                        c_has_sclr => 0,
65
                        c_has_q => 0,
66
                        c_reg_a_b_inputs => 0,
67
                        c_has_o => 1,
68
                        c_family => "virtex2p",
69
                        bram_addr_width => 0,
70
                        c_v2_speed => 0,
71
                        c_baat => 0,
72
                        c_output_hold => 0,
73
                        c_b_constant => 0,
74
                        c_has_loadb => 0,
75
                        c_has_b => 0,
76
                        c_use_luts => 0,
77
                        c_has_rdy => 0,
78
                        c_has_nd => 0,
79
                        c_pipeline => 0,
80
                        c_has_a_signed => 0,
81
                        c_b_type => 1,
82
                        c_standalone => 0,
83
                        c_sqm_type => 0,
84
                        c_b_value => "1010",
85
                        c_enable_rlocs => 0,
86
                        c_mult_type => 6,
87
                        c_has_aclr => 0,
88
                        c_mem_init_prefix => "mgv8",
89
                        c_has_load_done => 0,
90
                        c_has_swapb => 0,
91
                        c_out_width => 20,
92
                        c_b_width => 8,
93
                        c_a_width => 12,
94
                        c_has_rfd => 0,
95
                        c_sync_enable => 0,
96
                        c_has_ce => 0,
97
                        c_stack_adders => 0);
98
-- synopsys translate_on
99
BEGIN
100
-- synopsys translate_off
101
U0 : wrapped_jpeg_dequant_multiplier
102
                port map (
103
                        a => a,
104
                        b => b,
105
                        o => o);
106
-- synopsys translate_on
107
 
108
END jpeg_dequant_multiplier_a;
109
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.