1 |
2 |
smanz |
--------------------------------------------------------------------------------
|
2 |
|
|
-- This file is owned and controlled by Xilinx and must be used --
|
3 |
|
|
-- solely for design, simulation, implementation and creation of --
|
4 |
|
|
-- design files limited to Xilinx devices or technologies. Use --
|
5 |
|
|
-- with non-Xilinx devices or technologies is expressly prohibited --
|
6 |
|
|
-- and immediately terminates your license. --
|
7 |
|
|
-- --
|
8 |
|
|
-- XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" --
|
9 |
|
|
-- SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR --
|
10 |
|
|
-- XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE, OR INFORMATION --
|
11 |
|
|
-- AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION --
|
12 |
|
|
-- OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS --
|
13 |
|
|
-- IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT, --
|
14 |
|
|
-- AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE --
|
15 |
|
|
-- FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY --
|
16 |
|
|
-- WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE --
|
17 |
|
|
-- IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR --
|
18 |
|
|
-- REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF --
|
19 |
|
|
-- INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS --
|
20 |
|
|
-- FOR A PARTICULAR PURPOSE. --
|
21 |
|
|
-- --
|
22 |
|
|
-- Xilinx products are not intended for use in life support --
|
23 |
|
|
-- appliances, devices, or systems. Use in such applications are --
|
24 |
|
|
-- expressly prohibited. --
|
25 |
|
|
-- --
|
26 |
|
|
-- (c) Copyright 1995-2006 Xilinx, Inc. --
|
27 |
|
|
-- All rights reserved. --
|
28 |
|
|
--------------------------------------------------------------------------------
|
29 |
|
|
-- The following code must appear in the VHDL architecture header:
|
30 |
|
|
|
31 |
|
|
------------- Begin Cut here for COMPONENT Declaration ------ COMP_TAG
|
32 |
|
|
component jpeg_upsampling_buffer
|
33 |
|
|
port (
|
34 |
|
|
clka: IN std_logic;
|
35 |
|
|
dina: IN std_logic_VECTOR(8 downto 0);
|
36 |
|
|
addra: IN std_logic_VECTOR(10 downto 0);
|
37 |
|
|
wea: IN std_logic_VECTOR(0 downto 0);
|
38 |
|
|
clkb: IN std_logic;
|
39 |
|
|
addrb: IN std_logic_VECTOR(10 downto 0);
|
40 |
|
|
doutb: OUT std_logic_VECTOR(8 downto 0));
|
41 |
|
|
end component;
|
42 |
|
|
|
43 |
|
|
-- COMP_TAG_END ------ End COMPONENT Declaration ------------
|
44 |
|
|
|
45 |
|
|
-- The following code must appear in the VHDL architecture
|
46 |
|
|
-- body. Substitute your own instance name and net names.
|
47 |
|
|
|
48 |
|
|
------------- Begin Cut here for INSTANTIATION Template ----- INST_TAG
|
49 |
|
|
your_instance_name : jpeg_upsampling_buffer
|
50 |
|
|
port map (
|
51 |
|
|
clka => clka,
|
52 |
|
|
dina => dina,
|
53 |
|
|
addra => addra,
|
54 |
|
|
wea => wea,
|
55 |
|
|
clkb => clkb,
|
56 |
|
|
addrb => addrb,
|
57 |
|
|
doutb => doutb);
|
58 |
|
|
-- INST_TAG_END ------ End INSTANTIATION Template ------------
|
59 |
|
|
|
60 |
|
|
-- You must compile the wrapper file jpeg_upsampling_buffer.vhd when simulating
|
61 |
|
|
-- the core, jpeg_upsampling_buffer. When compiling the wrapper file, be sure to
|
62 |
|
|
-- reference the XilinxCoreLib VHDL simulation library. For detailed
|
63 |
|
|
-- instructions, please refer to the "CORE Generator Help".
|
64 |
|
|
|