OpenCores
URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] [mlite/] [trunk/] [vhdl/] [makefile] - Blame information for rev 25

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 7 rhoads
#Makefile for MIPS-lite
2 2 rhoads
 
3 7 rhoads
#for ModelSim
4
#WORK_DIR = work
5
#DEP_FILE = _primary.dat
6
#COMPILE = vcom -check_synthesis
7 2 rhoads
 
8 7 rhoads
#for FREE VHDL simulator http://www.symphonyeda.com
9
WORK_DIR = work.sym
10
DEP_FILE = prim.dep
11
COMPILE = vhdlp -s
12 2 rhoads
 
13 7 rhoads
all: $(WORK_DIR)/tbench/$(DEP_FILE)
14 2 rhoads
 
15 7 rhoads
run: all
16
        -@echo off > output.txt
17
        -@echo on
18
        -@start tail -f output.txt
19 25 rhoads
        vhdle -t 30ms tbench
20 7 rhoads
        -@diff output.txt ../tools/output.txt
21 2 rhoads
 
22 25 rhoads
opcodes: all
23
        gmake -C ..\tools opcodes
24
        vhdle -t 200us tbench
25
        @type output.txt|more
26
 
27 7 rhoads
simulate: all
28 19 rhoads
        vhdle -s -t 40us tbench -do simili.cmd -list trace.txt
29
        -@..\tools\tracehex.exe
30
        -@start ed trace2.txt
31 2 rhoads
 
32 7 rhoads
$(WORK_DIR)/mips_pack/$(DEP_FILE): mips_pack.vhd
33
        $(COMPILE) mips_pack.vhd
34 2 rhoads
 
35 7 rhoads
$(WORK_DIR)/alu/$(DEP_FILE): mips_pack.vhd alu.vhd
36
        $(COMPILE) alu.vhd
37 2 rhoads
 
38 7 rhoads
$(WORK_DIR)/bus_mux/$(DEP_FILE): mips_pack.vhd bus_mux.vhd
39
        $(COMPILE) bus_mux.vhd
40 2 rhoads
 
41 7 rhoads
$(WORK_DIR)/control/$(DEP_FILE): mips_pack.vhd control.vhd
42
        $(COMPILE) control.vhd
43 2 rhoads
 
44 7 rhoads
$(WORK_DIR)/mem_ctrl/$(DEP_FILE): mips_pack.vhd mem_ctrl.vhd
45
        $(COMPILE) mem_ctrl.vhd
46 2 rhoads
 
47 7 rhoads
$(WORK_DIR)/mult/$(DEP_FILE): mips_pack.vhd mult.vhd
48
        $(COMPILE) mult.vhd
49 2 rhoads
 
50 7 rhoads
$(WORK_DIR)/pc_next/$(DEP_FILE): mips_pack.vhd pc_next.vhd
51
        $(COMPILE) pc_next.vhd
52 2 rhoads
 
53 19 rhoads
$(WORK_DIR)/reg_bank/$(DEP_FILE): mips_pack.vhd reg_bank.vhd
54 7 rhoads
        $(COMPILE) reg_bank.vhd
55 2 rhoads
 
56 7 rhoads
$(WORK_DIR)/shifter/$(DEP_FILE): mips_pack.vhd shifter.vhd
57
        $(COMPILE) shifter.vhd
58
 
59
$(WORK_DIR)/mips_cpu/$(DEP_FILE): mips_cpu.vhd \
60
        $(WORK_DIR)/mips_pack/$(DEP_FILE) \
61
        $(WORK_DIR)/alu/$(DEP_FILE) \
62
        $(WORK_DIR)/bus_mux/$(DEP_FILE) \
63
        $(WORK_DIR)/control/$(DEP_FILE) \
64
        $(WORK_DIR)/mem_ctrl/$(DEP_FILE) \
65
        $(WORK_DIR)/mult/$(DEP_FILE) \
66
        $(WORK_DIR)/pc_next/$(DEP_FILE) \
67
        $(WORK_DIR)/reg_bank/$(DEP_FILE) \
68
        $(WORK_DIR)/shifter/$(DEP_FILE)
69
        $(COMPILE) mips_cpu.vhd
70
 
71
$(WORK_DIR)/ram/$(DEP_FILE): mips_pack.vhd ram.vhd
72
        $(COMPILE) -87 ram.vhd
73
 
74
$(WORK_DIR)/tbench/$(DEP_FILE): mips_pack.vhd tbench.vhd \
75
        $(WORK_DIR)/mips_pack/$(DEP_FILE) \
76
        $(WORK_DIR)/mips_cpu/$(DEP_FILE) \
77
        $(WORK_DIR)/ram/$(DEP_FILE)
78
        $(COMPILE) tbench.vhd
79
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.