OpenCores
URL https://opencores.org/ocsvn/mod_mult_exp/mod_mult_exp/trunk

Subversion Repositories mod_mult_exp

[/] [mod_mult_exp/] [trunk/] [rtl/] [vhdl/] [mod_exp/] [blockMemory512/] [blockMemory/] [simulation/] [timing/] [vcs_session.tcl] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 gajos
 
2
 
3
 
4
 
5
 
6
 
7
 
8
#--------------------------------------------------------------------------------
9
#--
10
#-- BMG Generator v8.4 Core Demo Testbench 
11
#--
12
#--------------------------------------------------------------------------------
13
# (c) Copyright 2009 - 2010 Xilinx, Inc. All rights reserved.
14
# 
15
# This file contains confidential and proprietary information
16
# of Xilinx, Inc. and is protected under U.S. and
17
# international copyright and other intellectual property
18
# laws.
19
# 
20
# DISCLAIMER
21
# This disclaimer is not a license and does not grant any
22
# rights to the materials distributed herewith. Except as
23
# otherwise provided in a valid license issued to you by
24
# Xilinx, and to the maximum extent permitted by applicable
25
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
26
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
27
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
28
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
29
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
30
# (2) Xilinx shall not be liable (whether in contract or tort,
31
# including negligence, or under any other theory of
32
# liability) for any loss or damage of any kind or nature
33
# related to, arising under or in connection with these
34
# materials, including for any direct, or any indirect,
35
# special, incidental, or consequential loss or damage
36
# (including loss of data, profits, goodwill, or any type of
37
# loss or damage suffered as a result of any action brought
38
# by a third party) even if such damage or loss was
39
# reasonably foreseeable or Xilinx had been advised of the
40
# possibility of the same.
41
# 
42
# CRITICAL APPLICATIONS
43
# Xilinx products are not designed or intended to be fail-
44
# safe, or for use in any application requiring fail-safe
45
# performance, such as life-support or safety devices or
46
# systems, Class III medical devices, nuclear facilities,
47
# applications related to the deployment of airbags, or any
48
# other applications that could lead to death, personal
49
# injury, or severe property or environmental damage
50
# (individually and collectively, "Critical
51
# Applications"). Customer assumes the sole risk and
52
# liability of any use of Xilinx products in Critical
53
# Applications, subject only to applicable laws and
54
# regulations governing limitations on product liability.
55
# 
56
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
57
# PART OF THIS FILE AT ALL TIMES.
58
# Filename: vcs_session.tcl
59
#
60
# Description:
61
#   This is the VCS wave form file.
62
#
63
#--------------------------------------------------------------------------------
64
 
65
if { ![gui_is_db_opened -db {bmg_vcs.vpd}] } {
66
        gui_open_db -design V1 -file bmg_vcs.vpd -nosource
67
}
68
gui_set_precision 1ps
69
gui_set_time_units 1ps
70
 
71
gui_open_window Wave
72
gui_sg_create blockMemory_Group
73
gui_list_add_group -id Wave.1 {blockMemory_Group}
74
 
75
      gui_sg_addsignal -group blockMemory_Group  /blockMemory_tb/status
76
      gui_sg_addsignal -group blockMemory_Group  /blockMemory_tb/blockMemory_synth_inst/bmg_port/RSTA
77
      gui_sg_addsignal -group blockMemory_Group  /blockMemory_tb/blockMemory_synth_inst/bmg_port/CLKA
78
      gui_sg_addsignal -group blockMemory_Group  /blockMemory_tb/blockMemory_synth_inst/bmg_port/ADDRA
79
      gui_sg_addsignal -group blockMemory_Group  /blockMemory_tb/blockMemory_synth_inst/bmg_port/DINA
80
      gui_sg_addsignal -group blockMemory_Group  /blockMemory_tb/blockMemory_synth_inst/bmg_port/WEA
81
      gui_sg_addsignal -group blockMemory_Group  /blockMemory_tb/blockMemory_synth_inst/bmg_port/DOUTA
82
 
83
gui_zoom -window Wave.1 -full

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.