OpenCores
URL https://opencores.org/ocsvn/mod_mult_exp/mod_mult_exp/trunk

Subversion Repositories mod_mult_exp

[/] [mod_mult_exp/] [trunk/] [rtl/] [vhdl/] [mod_exp/] [blockMemory64/] [tmp/] [_xmsgs/] [xst.xmsgs] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 gajos
2
7
8
Message file "usenglish/ip.msg" wasn't found.
9
10
 
11
0: (0,0)   : 72x256        u:64
12
13
 
14
0: (0,0)   : 72x256        u:64
15
16
 
17
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blk_mem_gen_v7_1\blk_mem_input_block.vhd" Line 691: Comparison between arrays of unequal length always returns FALSE.
18
19
 
20
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blk_mem_gen_v7_1\blk_mem_input_block.vhd" Line 707: Comparison between arrays of unequal length always returns FALSE.
21
22
 
23
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blk_mem_gen_v7_1\blk_mem_gen_prim_wrapper_s3.vhd" Line 4199: Range is empty (null range)
24
25
 
26
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blk_mem_gen_v7_1\blk_mem_gen_prim_wrapper_s3.vhd" Line 4199: Assignment ignored
27
28
 
29
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blk_mem_gen_v7_1\blk_mem_gen_prim_wrapper_s3.vhd" Line 4206: Range is empty (null range)
30
31
 
32
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blk_mem_gen_v7_1\blk_mem_gen_prim_wrapper_s3.vhd" Line 4206: Assignment ignored
33
34
 
35
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blk_mem_gen_v7_1\blk_mem_gen_prim_wrapper_s3.vhd" Line 4213: Range is empty (null range)
36
37
 
38
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blk_mem_gen_v7_1\blk_mem_gen_prim_wrapper_s3.vhd" Line 4213: Assignment ignored
39
40
 
41
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blk_mem_gen_v7_1\blk_mem_gen_prim_wrapper_s3.vhd" Line 370: Net <doutb_i[71]> does not have a driver.
42
43
 
44
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blk_mem_gen_v7_1\blk_mem_gen_prim_width.vhd" Line 429: Net <dina_pad[71]> does not have a driver.
45
46
 
47
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blk_mem_gen_v7_1\blk_mem_gen_prim_width.vhd" Line 433: Net <dinb_pad[71]> does not have a driver.
48
49
 
50
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blk_mem_gen_v7_1\blk_mem_gen_generic_cstr.vhd" Line 1546: Comparison between arrays of unequal length always returns FALSE.
51
52
 
53
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blk_mem_gen_v7_1\blk_mem_gen_generic_cstr.vhd" Line 1559: Comparison between arrays of unequal length always returns FALSE.
54
55
 
56
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <doutb> of the instance <U0> is unconnected or connected to loadless signal.
57
58
 
59
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <rdaddrecc> of the instance <U0> is unconnected or connected to loadless signal.
60
61
 
62
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <s_axi_bid> of the instance <U0> is unconnected or connected to loadless signal.
63
64
 
65
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <s_axi_bresp> of the instance <U0> is unconnected or connected to loadless signal.
66
67
 
68
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <s_axi_rid> of the instance <U0> is unconnected or connected to loadless signal.
69
70
 
71
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <s_axi_rdata> of the instance <U0> is unconnected or connected to loadless signal.
72
73
 
74
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <s_axi_rresp> of the instance <U0> is unconnected or connected to loadless signal.
75
76
 
77
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <s_axi_rdaddrecc> of the instance <U0> is unconnected or connected to loadless signal.
78
79
 
80
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <sbiterr> of the instance <U0> is unconnected or connected to loadless signal.
81
82
 
83
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <dbiterr> of the instance <U0> is unconnected or connected to loadless signal.
84
85
 
86
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <s_axi_awready> of the instance <U0> is unconnected or connected to loadless signal.
87
88
 
89
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <s_axi_wready> of the instance <U0> is unconnected or connected to loadless signal.
90
91
 
92
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <s_axi_bvalid> of the instance <U0> is unconnected or connected to loadless signal.
93
94
 
95
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <s_axi_arready> of the instance <U0> is unconnected or connected to loadless signal.
96
97
 
98
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <s_axi_rlast> of the instance <U0> is unconnected or connected to loadless signal.
99
100
 
101
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <s_axi_rvalid> of the instance <U0> is unconnected or connected to loadless signal.
102
103
 
104
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <s_axi_sbiterr> of the instance <U0> is unconnected or connected to loadless signal.
105
106
 
107
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blockMemory.vhd" line 161: Output port <s_axi_dbiterr> of the instance <U0> is unconnected or connected to loadless signal.
108
109
 
110
Input <S_AXI_AWID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
111
112
 
113
Input <S_AXI_AWADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
114
115
 
116
Input <S_AXI_AWLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
117
118
 
119
Input <S_AXI_AWSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
120
121
 
122
Input <S_AXI_AWBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
123
124
 
125
Input <S_AXI_WDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
126
127
 
128
Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
129
130
 
131
Input <S_AXI_ARID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
132
133
 
134
Input <S_AXI_ARADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
135
136
 
137
Input <S_AXI_ARLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
138
139
 
140
Input <S_AXI_ARSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
141
142
 
143
Input <S_AXI_ARBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
144
145
 
146
Input <S_AClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
147
148
 
149
Input <S_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
150
151
 
152
Input <S_AXI_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
153
154
 
155
Input <S_AXI_WLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
156
157
 
158
Input <S_AXI_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
159
160
 
161
Input <S_AXI_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
162
163
 
164
Input <S_AXI_ARVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
165
166
 
167
Input <S_AXI_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
168
169
 
170
Input <S_AXI_INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
171
172
 
173
Input <S_AXI_INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
174
175
 
176
Signal 'S_AXI_BID', unconnected in block 'blk_mem_gen_v7_1_xst', is tied to its initial value (0000).
177
178
 
179
Signal <S_AXI_BRESP> is used but never assigned. This sourceless signal will be automatically connected to value GND.
180
181
 
182
Signal 'S_AXI_RID', unconnected in block 'blk_mem_gen_v7_1_xst', is tied to its initial value (0000).
183
184
 
185
Signal <S_AXI_RDATA> is used but never assigned. This sourceless signal will be automatically connected to value GND.
186
187
 
188
Signal <S_AXI_RRESP> is used but never assigned. This sourceless signal will be automatically connected to value GND.
189
190
 
191
Signal <S_AXI_RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
192
193
 
194
Signal <S_AXI_AWREADY> is used but never assigned. This sourceless signal will be automatically connected to value GND.
195
196
 
197
Signal <S_AXI_WREADY> is used but never assigned. This sourceless signal will be automatically connected to value GND.
198
199
 
200
Signal <S_AXI_BVALID> is used but never assigned. This sourceless signal will be automatically connected to value GND.
201
202
 
203
Signal <S_AXI_ARREADY> is used but never assigned. This sourceless signal will be automatically connected to value GND.
204
205
 
206
Signal <S_AXI_RLAST> is used but never assigned. This sourceless signal will be automatically connected to value GND.
207
208
 
209
Signal <S_AXI_RVALID> is used but never assigned. This sourceless signal will be automatically connected to value GND.
210
211
 
212
Signal <S_AXI_SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
213
214
 
215
Signal <S_AXI_DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
216
217
 
218
Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
219
220
 
221
Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
222
223
 
224
Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
225
226
 
227
Input <ENA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
228
229
 
230
Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
231
232
 
233
Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
234
235
 
236
Input <RSTB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
237
238
 
239
Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
240
241
 
242
Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
243
244
 
245
Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
246
247
 
248
Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
249
250
 
251
Signal <INJECTDBITERR_I> is used but never assigned. This sourceless signal will be automatically connected to value GND.
252
253
 
254
Signal <INJECTSBITERR_I> is used but never assigned. This sourceless signal will be automatically connected to value GND.
255
256
 
257
Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
258
259
 
260
Input <WEA<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
261
262
 
263
Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
264
265
 
266
Input <WEB<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
267
268
 
269
Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
270
271
 
272
Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
273
274
 
275
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blk_mem_gen_v7_1\blk_mem_gen_generic_cstr.vhd" line 1343: Output port <SBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
276
277
 
278
"E:\spent i praca\OpenCores\ModMultExp_opencores_edition\rtl\vhdl\mod_exp\blockMemory\tmp\_cg\_dbg\blk_mem_gen_v7_1\blk_mem_gen_generic_cstr.vhd" line 1343: Output port <DBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
279
280
 
281
Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
282
283
 
284
Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
285
286
 
287
Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
288
289
 
290
Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
291
292
 
293
Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
294
295
 
296
Signal 'dina_pad<71>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (0).
297
298
 
299
Signal 'dina_pad<62>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (0).
300
301
 
302
Signal 'dina_pad<53>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (0).
303
304
 
305
Signal 'dina_pad<44>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (0).
306
307
 
308
Signal 'dina_pad<35>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (0).
309
310
 
311
Signal 'dina_pad<26>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (0).
312
313
 
314
Signal 'dina_pad<17>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (0).
315
316
 
317
Signal 'dina_pad<8>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (0).
318
319
 
320
Signal 'dinb_pad<71>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (0).
321
322
 
323
Signal 'dinb_pad<62>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (0).
324
325
 
326
Signal 'dinb_pad<53>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (0).
327
328
 
329
Signal 'dinb_pad<44>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (0).
330
331
 
332
Signal 'dinb_pad<35>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (0).
333
334
 
335
Signal 'dinb_pad<26>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (0).
336
337
 
338
Signal 'dinb_pad<17>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (0).
339
340
 
341
Signal 'dinb_pad<8>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (0).
342
343
 
344
Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
345
346
 
347
Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
348
349
 
350
Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
351
352
 
353
Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
354
355
 
356
Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
357
358
 
359
Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
360
361
 
362
Input <ENB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
363
364
 
365
Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
366
367
 
368
Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
369
370
 
371
Signal 'doutb_i', unconnected in block 'blk_mem_gen_prim_wrapper_s3', is tied to its initial value (000000000000000000000000000000000000000000000000000000000000000000000000).
372
373
 
374
Input <DOUTB_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
375
376
 
377
Input <RDADDRECC_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
378
379
 
380
Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
381
382
 
383
Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
384
385
 
386
Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
387
388
 
389
Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
390
391
 
392
Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
393
394
 
395
Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
396
397
 
398
HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.
399
400
 
401
You have chosen to run a version of XST which is not the default solution
402
for the specified device family. You are free to use it in order to take
403
advantage of its enhanced HDL parsing/elaboration capabilities. However,
404
please be aware that you may be impacted by  language support differences.
405
This version may also result in circuit performance and device utilization
406
differences for your particular design. You can always revert back to the
407
default XST solution by setting the "use_new_parser" option to value "no"
408
on the XST command line or in the XST process properties panel.
409
410
 
411
412
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.