OpenCores
URL https://opencores.org/ocsvn/motion_estimation_processor/motion_estimation_processor/trunk

Subversion Repositories motion_estimation_processor

[/] [motion_estimation_processor/] [trunk/] [src_me/] [macroblock_data1.vhd] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 eejlny
 
2
----------------------------------------------------------------------------
3
--  This file is a part of the me testbench VHDL model
4
--  Copyright (C) 2006  Jose Luis Nunez
5
--  
6
-----------------------------------------------------------------------------
7
-- Entity:      
8
-- File:        macroblock_data.vhd
9
-- Author:      Jose Luis Nunez 
10
-- Description: macroblock data 5x5 macroblocks 
11
------------------------------------------------------------------------------
12
 
13
 
14
library IEEE;
15
use IEEE.std_logic_1164.all;
16
use IEEE.Numeric_STD.all;
17
 
18
entity macroblock_data1 is
19
    port(
20
      clk : in std_logic;
21
      reset : in std_logic;
22
      clear : in std_logic;
23
      addr : in std_logic_vector (4 downto 0);
24
      data : out std_logic_vector (63 downto 0)
25
      );
26
end;
27
 
28
 
29
architecture rtl of macroblock_data1 is
30
 
31
signal data_int: std_logic_vector(63 downto 0);
32
 
33
subtype word is integer range 0 to 255;
34
type mem is array (0 to 255) of word;
35
 
36
signal memory : mem := (
37
16#3E#,16#48#,16#44#,16#48#,16#46#,16#41#,16#40#,16#40#,16#45#,16#4A#,16#4A#,16#46#,16#45#,16#3F#,16#47#,16#4D#,
38
16#46#,16#45#,16#42#,16#3C#,16#42#,16#43#,16#43#,16#44#,16#41#,16#43#,16#41#,16#42#,16#45#,16#46#,16#4D#,16#47#,
39
16#47#,16#3E#,16#45#,16#42#,16#42#,16#45#,16#40#,16#3C#,16#3C#,16#41#,16#41#,16#45#,16#42#,16#44#,16#47#,16#41#,
40
16#46#,16#44#,16#43#,16#46#,16#42#,16#40#,16#3D#,16#39#,16#3D#,16#3C#,16#3B#,16#40#,16#41#,16#44#,16#42#,16#44#,
41
16#43#,16#41#,16#3D#,16#3E#,16#3D#,16#3E#,16#41#,16#42#,16#44#,16#3F#,16#3D#,16#3D#,16#41#,16#44#,16#42#,16#42#,
42
16#40#,16#3E#,16#40#,16#39#,16#39#,16#44#,16#4B#,16#4D#,16#4C#,16#4E#,16#4D#,16#44#,16#3F#,16#3D#,16#40#,16#41#,
43
16#41#,16#45#,16#3F#,16#37#,16#3E#,16#4A#,16#3D#,16#2C#,16#2D#,16#35#,16#43#,16#4B#,16#44#,16#3B#,16#40#,16#45#,
44
16#40#,16#3E#,16#39#,16#3E#,16#4A#,16#45#,16#2E#,16#25#,16#2C#,16#2E#,16#39#,16#4B#,16#4C#,16#40#,16#3C#,16#40#,
45
16#43#,16#3D#,16#38#,16#41#,16#4C#,16#2B#,16#55#,16#AD#,16#A9#,16#81#,16#4A#,16#39#,16#4B#,16#48#,16#3B#,16#3B#,
46
16#48#,16#48#,16#3F#,16#44#,16#40#,16#4A#,16#BD#,16#FF#,16#ED#,16#E0#,16#9A#,16#43#,16#41#,16#4B#,16#3C#,16#3F#,
47
16#40#,16#40#,16#3B#,16#49#,16#36#,16#5E#,16#F7#,16#ED#,16#BB#,16#EB#,16#C8#,16#4D#,16#3B#,16#4E#,16#3A#,16#32#,
48
16#38#,16#39#,16#39#,16#44#,16#3F#,16#37#,16#A5#,16#EF#,16#D9#,16#D3#,16#93#,16#3F#,16#42#,16#4E#,16#3C#,16#1A#,
49
16#3C#,16#41#,16#45#,16#41#,16#47#,16#33#,16#28#,16#81#,16#AC#,16#7D#,16#4F#,16#46#,16#4E#,16#40#,16#45#,16#64#,
50
16#47#,16#48#,16#49#,16#3F#,16#3E#,16#40#,16#1F#,16#22#,16#37#,16#30#,16#39#,16#49#,16#4C#,16#36#,16#49#,16#C0#,
51
16#4D#,16#3C#,16#28#,16#34#,16#3A#,16#40#,16#44#,16#2B#,16#20#,16#32#,16#44#,16#44#,16#3F#,16#3D#,16#40#,16#64#,
52
16#8#,16#2C#,16#7E#,16#61#,16#39#,16#43#,16#3C#,16#3D#,16#44#,16#3F#,16#39#,16#40#,16#3D#,16#42#,16#42#,16#13#
53
);
54
 
55
--attribute syn_romstyle : string;
56
--attribute syn_romstyle of memory : signal is "logic";
57
 
58
 
59
begin
60
 
61
  p : process(addr)
62
        variable vaddr1 : integer range 0 to 255;
63
        variable vaddr2 : integer range 0 to 255;
64
        variable vaddr3 : integer range 0 to 255;
65
        variable vaddr4 : integer range 0 to 255;
66
        variable vaddr5 : integer range 0 to 255;
67
        variable vaddr6 : integer range 0 to 255;
68
        variable vaddr7 : integer range 0 to 255;
69
        variable vaddr8 : integer range 0 to 255;
70
        begin
71
                        vaddr1 := To_integer(unsigned(addr&"000"));
72
                        vaddr2 := To_integer(unsigned(addr&"001"));
73
                        vaddr3 := To_integer(unsigned(addr&"010"));
74
                        vaddr4 := To_integer(unsigned(addr&"011"));
75
                        vaddr5 := To_integer(unsigned(addr&"100"));
76
                        vaddr6 := To_integer(unsigned(addr&"101"));
77
                        vaddr7 := To_integer(unsigned(addr&"110"));
78
                        vaddr8 := To_integer(unsigned(addr&"111"));
79
                        data_int <= (std_logic_vector(to_unsigned(memory(vaddr1),8)) &  std_logic_vector(to_unsigned(memory(vaddr2),8)) &  std_logic_vector(to_unsigned(memory(vaddr3),8)) & std_logic_vector(to_unsigned(memory(vaddr4),8)) & std_logic_vector(to_unsigned(memory(vaddr5),8)) & std_logic_vector(to_unsigned(memory(vaddr6),8)) & std_logic_vector(to_unsigned(memory(vaddr7),8)) & std_logic_vector(to_unsigned(memory(vaddr8),8)));
80
                --      data_int(23 downto 16) <= std_logic_vector(to_unsigned(memory(vaddr2),8));
81
                --      data_int(15 downto 8) <= std_logic_vector(to_unsigned(memory(vaddr3),8));
82
                --      data_int(7 downto 0) <= std_logic_vector(to_unsigned(memory(vaddr4),8));
83
  end process;
84
 
85
 
86
  ff: process(clear,clk)
87
  begin
88
        if (clear = '1') then
89
                        data <= (others => '0');
90
        elsif rising_edge(clk) then
91
                        if (reset = '1') then
92
                             data <= (others => '0');
93
                        else
94
                             data <= data_int;
95
                        end if;
96
        end if;
97
  end process;
98
 
99
 
100
 
101
 
102
 
103
end rtl;

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.