OpenCores
URL https://opencores.org/ocsvn/motion_estimation_processor/motion_estimation_processor/trunk

Subversion Repositories motion_estimation_processor

[/] [motion_estimation_processor/] [trunk/] [src_me/] [macroblock_data4.vhd] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 eejlny
----------------------------------------------------------------------------
2
--  This file is a part of the LM VHDL IP LIBRARY
3
--  Copyright (C) 2009 Jose Nunez-Yanez
4
--
5
--  This program is free software; you can redistribute it and/or modify
6
--  it under the terms of the GNU General Public License as published by
7
--  the Free Software Foundation; either version 2 of the License, or
8
--  (at your option) any later version.
9
--
10
--  See the file COPYING for the full details of the license.
11
--
12
--  The license allows free and unlimited use of the library and tools for research and education purposes. 
13
--  The full LM core supports many more advanced motion estimation features and it is available under a 
14
--  low-cost commercial license. See the readme file to learn more or contact us at 
15
--  eejlny@byacom.co.uk or www.byacom.co.uk
16
-----------------------------------------------------------------------------
17
-- Entity:      
18
-- File:        macroblock_data.vhd
19
-- Author:      Jose Luis Nunez 
20
-- Description: macroblock data 5x5 macroblocks 
21
------------------------------------------------------------------------------
22
 
23
 
24
library IEEE;
25
use IEEE.std_logic_1164.all;
26
use IEEE.Numeric_STD.all;
27
 
28
entity macroblock_data4 is
29
    port(
30
      clk : in std_logic;
31
      reset : in std_logic;
32
      clear : in std_logic;
33
      addr : in std_logic_vector (4 downto 0);
34
      data : out std_logic_vector (63 downto 0)
35
      );
36
end;
37
 
38
 
39
architecture rtl of macroblock_data4 is
40
 
41
signal data_int: std_logic_vector(63 downto 0);
42
 
43
subtype word is integer range 0 to 255;
44
type mem is array (0 to 255) of word;
45
 
46
signal memory : mem := (
47
16#4E#,16#4F#,16#4E#,16#4E#,16#5E#,16#4B#,16#57#,16#CB#,16#E6#,16#D7#,16#EB#,16#FF#,16#C2#,16#3C#,16#27#,16#6E#,
48
16#4F#,16#4E#,16#4F#,16#47#,16#4D#,16#4D#,16#3A#,16#6C#,16#84#,16#9D#,16#C9#,16#DA#,16#ED#,16#A2#,16#24#,16#62#,
49
16#4A#,16#4E#,16#4E#,16#37#,16#42#,16#42#,16#41#,16#61#,16#53#,16#5A#,16#63#,16#4C#,16#B6#,16#FF#,16#53#,16#57#,
50
16#4E#,16#53#,16#2F#,16#40#,16#7E#,16#34#,16#48#,16#8F#,16#68#,16#53#,16#44#,16#32#,16#4F#,16#BB#,16#C5#,16#9B#,
51
16#56#,16#3E#,16#2F#,16#7A#,16#99#,16#4D#,16#51#,16#7C#,16#6E#,16#6E#,16#74#,16#7C#,16#57#,16#53#,16#B4#,16#EA#,
52
16#42#,16#29#,16#69#,16#91#,16#6F#,16#6C#,16#6D#,16#6A#,16#6B#,16#6F#,16#6E#,16#6D#,16#71#,16#63#,16#5D#,16#A9#,
53
16#2C#,16#4E#,16#8E#,16#77#,16#62#,16#73#,16#6F#,16#66#,16#6A#,16#6B#,16#6A#,16#6A#,16#6F#,16#6E#,16#57#,16#48#,
54
16#47#,16#85#,16#7E#,16#63#,16#67#,16#6B#,16#6A#,16#69#,16#67#,16#69#,16#6B#,16#6B#,16#69#,16#6D#,16#70#,16#4E#,
55
16#7C#,16#88#,16#66#,16#68#,16#65#,16#68#,16#6A#,16#6A#,16#68#,16#6A#,16#6C#,16#69#,16#69#,16#69#,16#6E#,16#75#,
56
16#8A#,16#6A#,16#68#,16#6B#,16#68#,16#6B#,16#69#,16#69#,16#6D#,16#6C#,16#6B#,16#69#,16#6A#,16#6C#,16#69#,16#6D#,
57
16#70#,16#62#,16#6A#,16#69#,16#69#,16#6D#,16#6A#,16#67#,16#68#,16#6A#,16#6A#,16#6A#,16#6B#,16#6B#,16#6B#,16#6A#,
58
16#65#,16#64#,16#65#,16#67#,16#66#,16#6A#,16#6A#,16#67#,16#67#,16#6A#,16#68#,16#68#,16#68#,16#6A#,16#69#,16#6A#,
59
16#64#,16#67#,16#67#,16#68#,16#67#,16#67#,16#69#,16#69#,16#6C#,16#6C#,16#68#,16#69#,16#69#,16#6C#,16#6A#,16#69#,
60
16#6A#,16#6A#,16#68#,16#67#,16#67#,16#66#,16#68#,16#69#,16#6D#,16#6C#,16#6A#,16#6B#,16#6A#,16#6B#,16#6C#,16#6B#,
61
16#68#,16#65#,16#65#,16#66#,16#66#,16#67#,16#69#,16#6A#,16#68#,16#69#,16#6C#,16#6B#,16#6B#,16#68#,16#69#,16#6C#,
62
16#66#,16#65#,16#65#,16#67#,16#67#,16#66#,16#67#,16#68#,16#66#,16#69#,16#6A#,16#6B#,16#6C#,16#68#,16#67#,16#68#
63
);
64
 
65
--attribute syn_romstyle : string;
66
--attribute syn_romstyle of memory : signal is "logic";
67
 
68
 
69
begin
70
 
71
  p : process(addr)
72
        variable vaddr1 : integer range 0 to 255;
73
        variable vaddr2 : integer range 0 to 255;
74
        variable vaddr3 : integer range 0 to 255;
75
        variable vaddr4 : integer range 0 to 255;
76
        variable vaddr5 : integer range 0 to 255;
77
        variable vaddr6 : integer range 0 to 255;
78
        variable vaddr7 : integer range 0 to 255;
79
        variable vaddr8 : integer range 0 to 255;
80
        begin
81
                        vaddr1 := To_integer(unsigned(addr&"000"));
82
                        vaddr2 := To_integer(unsigned(addr&"001"));
83
                        vaddr3 := To_integer(unsigned(addr&"010"));
84
                        vaddr4 := To_integer(unsigned(addr&"011"));
85
                        vaddr5 := To_integer(unsigned(addr&"100"));
86
                        vaddr6 := To_integer(unsigned(addr&"101"));
87
                        vaddr7 := To_integer(unsigned(addr&"110"));
88
                        vaddr8 := To_integer(unsigned(addr&"111"));
89
                        data_int <= (std_logic_vector(to_unsigned(memory(vaddr1),8)) &  std_logic_vector(to_unsigned(memory(vaddr2),8)) &  std_logic_vector(to_unsigned(memory(vaddr3),8)) & std_logic_vector(to_unsigned(memory(vaddr4),8)) & std_logic_vector(to_unsigned(memory(vaddr5),8)) & std_logic_vector(to_unsigned(memory(vaddr6),8)) & std_logic_vector(to_unsigned(memory(vaddr7),8)) & std_logic_vector(to_unsigned(memory(vaddr8),8)));
90
                --      data_int(23 downto 16) <= std_logic_vector(to_unsigned(memory(vaddr2),8));
91
                --      data_int(15 downto 8) <= std_logic_vector(to_unsigned(memory(vaddr3),8));
92
                --      data_int(7 downto 0) <= std_logic_vector(to_unsigned(memory(vaddr4),8));
93
  end process;
94
 
95
 
96
  ff: process(clear,clk)
97
  begin
98
        if (clear = '1') then
99
                        data <= (others => '0');
100
        elsif rising_edge(clk) then
101
                        if (reset = '1') then
102
                             data <= (others => '0');
103
                        else
104
                             data <= data_int;
105
                        end if;
106
        end if;
107
  end process;
108
 
109
 
110
 
111
 
112
 
113
end rtl;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.