1 |
4 |
robfinch |
`timescale 1ns / 1ps
|
2 |
|
|
// ============================================================================
|
3 |
|
|
// __
|
4 |
|
|
// \\__/ o\ (C) 2015-2022 Robert Finch, Waterloo
|
5 |
|
|
// \ __ / All rights reserved.
|
6 |
|
|
// \/_// robfinch@finitron.ca
|
7 |
|
|
// ||
|
8 |
|
|
//
|
9 |
|
|
// BSD 3-Clause License
|
10 |
|
|
// Redistribution and use in source and binary forms, with or without
|
11 |
|
|
// modification, are permitted provided that the following conditions are met:
|
12 |
|
|
//
|
13 |
|
|
// 1. Redistributions of source code must retain the above copyright notice, this
|
14 |
|
|
// list of conditions and the following disclaimer.
|
15 |
|
|
//
|
16 |
|
|
// 2. Redistributions in binary form must reproduce the above copyright notice,
|
17 |
|
|
// this list of conditions and the following disclaimer in the documentation
|
18 |
|
|
// and/or other materials provided with the distribution.
|
19 |
|
|
//
|
20 |
|
|
// 3. Neither the name of the copyright holder nor the names of its
|
21 |
|
|
// contributors may be used to endorse or promote products derived from
|
22 |
|
|
// this software without specific prior written permission.
|
23 |
|
|
//
|
24 |
|
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
25 |
|
|
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
26 |
|
|
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
27 |
|
|
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
|
28 |
|
|
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
29 |
|
|
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
30 |
|
|
// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
31 |
|
|
// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
32 |
|
|
// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
33 |
|
|
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
34 |
|
|
//
|
35 |
|
|
// ============================================================================
|
36 |
|
|
//
|
37 |
|
|
import mpmc9_pkg::*;
|
38 |
|
|
|
39 |
|
|
module mpmc9_do_wr_select(clk, state, ch, wr0, wr1, wr2, wr3, wr4, wr5, wr6, wr7, wr);
|
40 |
|
|
input clk;
|
41 |
|
|
input [3:0] state;
|
42 |
|
|
input [3:0] ch;
|
43 |
|
|
input wr0;
|
44 |
|
|
input wr1;
|
45 |
|
|
input wr2;
|
46 |
|
|
input wr3;
|
47 |
|
|
input wr4;
|
48 |
|
|
input wr5;
|
49 |
|
|
input wr6;
|
50 |
|
|
input wr7;
|
51 |
|
|
output reg wr;
|
52 |
|
|
|
53 |
|
|
always_ff @(posedge clk)
|
54 |
|
|
begin
|
55 |
|
|
if (state==IDLE) begin
|
56 |
|
|
wr <= FALSE;
|
57 |
|
|
case(ch)
|
58 |
|
|
4'd0: wr <= wr0;
|
59 |
|
|
4'd1: wr <= wr1;
|
60 |
|
|
4'd2: wr <= wr2;
|
61 |
|
|
4'd3: wr <= wr3;
|
62 |
|
|
4'd4: wr <= wr4;
|
63 |
|
|
4'd5: wr <= wr5;
|
64 |
|
|
4'd6: wr <= wr6;
|
65 |
|
|
4'd7: wr <= wr7;
|
66 |
|
|
default: ;
|
67 |
|
|
endcase
|
68 |
|
|
end
|
69 |
|
|
end
|
70 |
|
|
|
71 |
|
|
endmodule
|