OpenCores
URL https://opencores.org/ocsvn/myblaze/myblaze/trunk

Subversion Repositories myblaze

[/] [myblaze/] [trunk/] [rtl/] [uart_test_top.ucf] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 rockee
 
2
# PlanAhead Generated physical constraints
3
NET "clock" LOC = C9;
4
NET "reset" LOC = H13;
5
 
6
# PlanAhead Generated IO constraints
7
NET "clock" IOSTANDARD = LVCMOS33;
8
NET "reset" IOSTANDARD = LVTTL;
9
 
10
# PlanAhead Generated IO constraints
11
NET "txd_line" LOC = M14;
12
NET "txd_line" IOSTANDARD = LVTTL;
13
NET "txd_line" DRIVE = 8;
14
NET "rxd_line" LOC = R7;
15
NET "rxd_line" IOSTANDARD = LVTTL;
16
#NET "debug_txd_line" LOC = M13;
17
#NET "debug_txd_line" IOSTANDARD = LVTTL;
18
#NET "debug_txd_line" DRIVE = 8;
19
#NET "debug_rxd_line" LOC = U8;
20
#NET "debug_rxd_line" IOSTANDARD = LVTTL;
21
 
22
#Created by Constraints Editor (xc3s500e-fg320-4) - 2010/05/30
23
NET "clock" TNM_NET = "clock";
24
TIMESPEC TS_clock = PERIOD "clock" 20 ns HIGH 50 %;
25
 
26
NET "reset" PULLDOWN;
27
 
28
# ==== LED output ===
29
NET "leds[7]" IOSTANDARD = LVTTL;
30
NET "leds[7]" SLEW = SLOW;
31
NET "leds[7]" DRIVE = 8;
32
NET "leds[7]" LOC = F9;
33
NET "leds[6]" IOSTANDARD = LVTTL;
34
NET "leds[6]" SLEW = SLOW;
35
NET "leds[6]" DRIVE = 8;
36
NET "leds[6]" LOC = E9;
37
NET "leds[5]" IOSTANDARD = LVTTL;
38
NET "leds[5]" SLEW = SLOW;
39
NET "leds[5]" DRIVE = 8;
40
NET "leds[5]" LOC = D11;
41
NET "leds[4]" IOSTANDARD = LVTTL;
42
NET "leds[4]" SLEW = SLOW;
43
NET "leds[4]" DRIVE = 8;
44
NET "leds[4]" LOC = C11;
45
NET "leds[3]" IOSTANDARD = LVTTL;
46
NET "leds[3]" SLEW = SLOW;
47
NET "leds[3]" DRIVE = 8;
48
NET "leds[3]" LOC = F11;
49
NET "leds[2]" IOSTANDARD = LVTTL;
50
NET "leds[2]" SLEW = SLOW;
51
NET "leds[2]" DRIVE = 8;
52
NET "leds[2]" LOC = E11;
53
NET "leds[1]" IOSTANDARD = LVTTL;
54
NET "leds[1]" SLEW = SLOW;
55
NET "leds[1]" DRIVE = 8;
56
NET "leds[1]" LOC = E12;
57
NET "leds[0]" IOSTANDARD = LVTTL;
58
NET "leds[0]" SLEW = SLOW;
59
NET "leds[0]" DRIVE = 8;
60
NET "leds[0]" LOC = F12;
61
 
62
#
63
 
64
# PlanAhead Generated physical constraints

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.