| 1 |
6 |
rockee |
Release 10.1.03 Map K.39 (lin64)
|
| 2 |
|
|
Xilinx Map Application Log File for Design 'SysTop'
|
| 3 |
|
|
|
| 4 |
|
|
Design Information
|
| 5 |
|
|
------------------
|
| 6 |
|
|
Command Line : map -ise
|
| 7 |
|
|
/home/daniel/Sources/myblaze/system/uart_test_top/uart_test_top.ise -intstyle
|
| 8 |
|
|
ise -p xc3s500e-fg320-4 -cm area -pr off -k 4 -c 100 -o SysTop_map.ncd
|
| 9 |
|
|
SysTop.ngd SysTop.pcf
|
| 10 |
|
|
Target Device : xc3s500e
|
| 11 |
|
|
Target Package : fg320
|
| 12 |
|
|
Target Speed : -4
|
| 13 |
|
|
Mapper Version : spartan3e -- $Revision: 1.46.12.2 $
|
| 14 |
|
|
Mapped Date : Sun Nov 21 23:39:00 2010
|
| 15 |
|
|
|
| 16 |
|
|
Mapping design into LUTs...
|
| 17 |
|
|
Running directed packing...
|
| 18 |
|
|
Running delay-based LUT packing...
|
| 19 |
|
|
Running related packing...
|
| 20 |
|
|
|
| 21 |
|
|
Design Summary
|
| 22 |
|
|
--------------
|
| 23 |
|
|
|
| 24 |
|
|
Design Summary:
|
| 25 |
|
|
Number of errors: 0
|
| 26 |
|
|
Number of warnings: 3
|
| 27 |
|
|
Logic Utilization:
|
| 28 |
|
|
Number of Slice Flip Flops: 391 out of 9,312 4%
|
| 29 |
|
|
Number of 4 input LUTs: 1,262 out of 9,312 13%
|
| 30 |
|
|
Logic Distribution:
|
| 31 |
|
|
Number of occupied Slices: 702 out of 4,656 15%
|
| 32 |
|
|
Number of Slices containing only related logic: 702 out of 702 100%
|
| 33 |
|
|
Number of Slices containing unrelated logic: 0 out of 702 0%
|
| 34 |
|
|
*See NOTES below for an explanation of the effects of unrelated logic.
|
| 35 |
|
|
Total Number of 4 input LUTs: 1,277 out of 9,312 13%
|
| 36 |
|
|
Number used as logic: 1,262
|
| 37 |
|
|
Number used as a route-thru: 15
|
| 38 |
|
|
Number of bonded IOBs: 13 out of 232 5%
|
| 39 |
|
|
IOB Flip Flops: 1
|
| 40 |
|
|
Number of RAMB16s: 11 out of 20 55%
|
| 41 |
|
|
Number of BUFGMUXs: 1 out of 24 4%
|
| 42 |
|
|
|
| 43 |
|
|
Peak Memory Usage: 426 MB
|
| 44 |
|
|
Total REAL time to MAP completion: 3 secs
|
| 45 |
|
|
Total CPU time to MAP completion: 3 secs
|
| 46 |
|
|
|
| 47 |
|
|
NOTES:
|
| 48 |
|
|
|
| 49 |
|
|
Related logic is defined as being logic that shares connectivity - e.g. two
|
| 50 |
|
|
LUTs are "related" if they share common inputs. When assembling slices,
|
| 51 |
|
|
Map gives priority to combine logic that is related. Doing so results in
|
| 52 |
|
|
the best timing performance.
|
| 53 |
|
|
|
| 54 |
|
|
Unrelated logic shares no connectivity. Map will only begin packing
|
| 55 |
|
|
unrelated logic into a slice once 99% of the slices are occupied through
|
| 56 |
|
|
related logic packing.
|
| 57 |
|
|
|
| 58 |
|
|
Note that once logic distribution reaches the 99% level through related
|
| 59 |
|
|
logic packing, this does not mean the device is completely utilized.
|
| 60 |
|
|
Unrelated logic packing will then begin, continuing until all usable LUTs
|
| 61 |
|
|
and FFs are occupied. Depending on your timing budget, increased levels of
|
| 62 |
|
|
unrelated logic packing may adversely affect the overall timing performance
|
| 63 |
|
|
of your design.
|
| 64 |
|
|
|
| 65 |
|
|
Mapping completed.
|
| 66 |
|
|
See MAP report file "SysTop_map.mrp" for details.
|
