URL
https://opencores.org/ocsvn/myhdl_lfsr/myhdl_lfsr/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
2 |
raineys |
// File: generated/lfsr_2048.v
|
2 |
|
|
// Generated by MyHDL 0.9.0
|
3 |
|
|
// Date: Thu Jan 11 17:13:37 2018
|
4 |
|
|
|
5 |
|
|
|
6 |
|
|
`timescale 1ns/10ps
|
7 |
|
|
|
8 |
|
|
module lfsr_2048 (
|
9 |
|
|
reset,
|
10 |
|
|
clock,
|
11 |
|
|
out
|
12 |
|
|
);
|
13 |
|
|
|
14 |
|
|
|
15 |
|
|
input reset;
|
16 |
|
|
input clock;
|
17 |
|
|
output [2047:0] out;
|
18 |
|
|
wire [2047:0] out;
|
19 |
|
|
|
20 |
|
|
reg [2047:0] reg_internal;
|
21 |
|
|
|
22 |
|
|
|
23 |
|
|
|
24 |
|
|
|
25 |
|
|
|
26 |
|
|
always @(posedge clock, posedge reset) begin: LFSR_2048_LFSR_LOGIC
|
27 |
|
|
if (reset == 1) begin
|
28 |
|
|
reg_internal <= 4246303789197548419185331987884540241389690098851414570675662745781788376768218864091557228342545852312810921124374667816852071497415220662108940562606332129909088463132885617274827012666521923582589600019829203454982095316269005018840235561887595280821654943773127825444913399239780432860703411839276679845735014013595924414195661025803497016865846613457839769104970817763974812015000598779692274272537226680742217527423882241542527888741595525040787476180701937094956572320251336475274772080315091155242806545112268637217216112977577772428192477014418382616962022175213167929655414095213294385845358744036379213820;
|
29 |
|
|
end
|
30 |
|
|
else begin
|
31 |
|
|
if ((reg_internal[0] == 1)) begin
|
32 |
|
|
reg_internal <= ((reg_internal >>> 1) ^ 2049'h80061000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000);
|
33 |
|
|
end
|
34 |
|
|
else begin
|
35 |
|
|
reg_internal <= (reg_internal >>> 1);
|
36 |
|
|
end
|
37 |
|
|
end
|
38 |
|
|
end
|
39 |
|
|
|
40 |
|
|
|
41 |
|
|
|
42 |
|
|
assign out = reg_internal;
|
43 |
|
|
|
44 |
|
|
endmodule
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.