URL
https://opencores.org/ocsvn/mytwoqcache/mytwoqcache/trunk
[/] [mytwoqcache/] [trunk/] [2QCache.vhd] - Blame information for rev 9
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
9 |
gerhardhoh |
INFO:HDLCompiler:1061 - Parsing VHDL file "C:/Xilinx/FORTHSP3ADSPC/Cache.vhd" into library work
|
| 2 |
|
|
INFO:HDLCompiler:1061 - Parsing VHDL file "C:/Xilinx/FORTHSP3ADSPC/inttest.vhd" into library work
|
| 3 |
|
|
ERROR:HDLCompiler:806 - "C:/Xilinx/FORTHSP3ADSPC/inttest.vhd" Line 40: Syntax error near "Address".
|
| 4 |
|
|
ERROR:HDLCompiler:806 - "C:/Xilinx/FORTHSP3ADSPC/inttest.vhd" Line 69: Syntax error near "Address".
|
| 5 |
|
|
ERROR:ProjectMgmt - 2 error(s) found while parsing design hierarchy.
|
| 6 |
|
|
INFO:HDLCompiler:1061 - Parsing VHDL file "C:/Xilinx/FORTHSP3ADSPC/Cache.vhd" into library work
|
| 7 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
