OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [.gitignore] - Blame information for rev 62

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 61 zero_gravi
# generated application files
2 2 zero_gravi
*.bin
3
*.o
4
*.elf
5 21 zero_gravi
*.asm
6 2 zero_gravi
*.out
7 62 zero_gravi
*.hex
8 21 zero_gravi
*_image.vhd
9 2 zero_gravi
 
10 21 zero_gravi
# keep default VHDL memory images
11
!rtl/core/*_image.vhd
12 2 zero_gravi
 
13 61 zero_gravi
# host executables
14 2 zero_gravi
sw/image_gen/image_gen
15 3 zero_gravi
sw/image_gen/image_gen.exe
16 2 zero_gravi
 
17 61 zero_gravi
# temporary/legacy files/folders
18 21 zero_gravi
*.tmp
19 2 zero_gravi
~*
20
 
21 61 zero_gravi
# generated documentation stuff
22 60 zero_gravi
/docs/doxygen_build/
23
/docs/.asciidoctor/
24
/docs/public/
25 61 zero_gravi
/docs/figures/diag-*.svg
26 2 zero_gravi
 
27 61 zero_gravi
# compiled ghdl stuff
28 2 zero_gravi
*.cf
29 61 zero_gravi
*.o
30
 
31
# example bitstreams
32
/setups/examples/*.bit
33 62 zero_gravi
/setups/examples/*.svf
34
 
35
# riscv-arch-test
36
 
37
/sim/work/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.