OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [docs/] [datasheet/] [main.adoc] - Blame information for rev 60

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 60 zero_gravi
= The NEORV32 RISC-V Processor: Datasheet
2
:author: Dipl.-Ing. Stephan Nolting
3
:email: stnolting@gmail.com
4
:description: A size-optimized, customizable and open-source full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
5
:revnumber: v1.5.6.0
6
:doctype: book
7
:sectnums:
8
:icons: image
9
:iconsdir: ../icons
10
:imagesdir: ../figures
11
:stem:
12
:reproducible:
13
:listing-caption: Listing
14
:toc: macro
15
:toclevels: 4
16
:title-logo-image: image:neorv32_logo_dark.png[pdfwidth=6.25in,align=center]
17
// Uncomment next line to set page size (default is A4)
18
//:pdf-page-size: Letter
19
 
20
 
21
<<<
22
// ####################################################################################################################
23
.**Documentation**
24
[TIP]
25
The online documentation of the project (a.k.a. the **data sheet**) is available on GitHub-pages: https://stnolting.github.io/neorv32/ +
26
 +
27
The online documentation of the **software framework** is also available on GitHub-pages: https://stnolting.github.io/neorv32/sw/files.html
28
 
29
 
30
<<<
31
// ####################################################################################################################
32
toc::[]
33
 
34
include::content.adoc[]

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.