URL
https://opencores.org/ocsvn/neorv32/neorv32/trunk
[/] [neorv32/] [trunk/] [docs/] [datasheet/] [soc_dmem.adoc] - Blame information for rev 63
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
60 |
zero_gravi |
<<<
|
2 |
|
|
:sectnums:
|
3 |
|
|
==== Data Memory (DMEM)
|
4 |
|
|
|
5 |
|
|
[cols="<3,<3,<4"]
|
6 |
|
|
[frame="topbot",grid="none"]
|
7 |
|
|
|=======================
|
8 |
|
|
| Hardware source file(s): | neorv32_dmem.vhd |
|
9 |
|
|
| Software driver file(s): | none | _implicitly used_
|
10 |
|
|
| Top entity port: | none |
|
11 |
|
|
| Configuration generics: | _MEM_INT_DMEM_EN_ | implement processor-internal DMEM when _true_
|
12 |
|
|
| | _MEM_INT_DMEM_SIZE_ | DMEM size in bytes
|
13 |
|
|
| CPU interrupts: | none |
|
14 |
|
|
|=======================
|
15 |
|
|
|
16 |
61 |
zero_gravi |
[NOTE]
|
17 |
|
|
The default `neorv32_dmem.vhd` HDL source file provides a _generic_ memory design that infers embedded
|
18 |
|
|
memory for _larger_ memory configurations. You might need to replace/modify the source file in order to use
|
19 |
|
|
platform-specific features (like advanced memory resources) or to improve technology mapping and/or timing.
|
20 |
|
|
|
21 |
60 |
zero_gravi |
Implementation of the processor-internal data memory is enabled via the processor's _MEM_INT_DMEM_EN_
|
22 |
|
|
generic. The size in bytes is defined via the _MEM_INT_DMEM_SIZE_ generic. If the DMEM is implemented,
|
23 |
|
|
the memory is mapped into the data memory space and located right at the beginning of the data memory
|
24 |
|
|
space (default `dspace_base_c` = 0x80000000). The DMEM is always implemented as RAM.
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.