OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [docs/] [datasheet/] [soc_dmem.adoc] - Blame information for rev 64

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 60 zero_gravi
<<<
2
:sectnums:
3
==== Data Memory (DMEM)
4
 
5
[cols="<3,<3,<4"]
6
[frame="topbot",grid="none"]
7
|=======================
8 64 zero_gravi
| Hardware source file(s): | neorv32_dmem.entity.vhd      | entity-only definition
9
|                          | mem/neorv32_dmem.default.vhd | default _platform-agnostic_ memory architecture
10
| Software driver file(s): | none                         | _implicitly used_
11
| Top entity port:         | none                         |
12
| Configuration generics:  | _MEM_INT_DMEM_EN_            | implement processor-internal DMEM when _true_
13
|                          | _MEM_INT_DMEM_SIZE_          | DMEM size in bytes
14
| CPU interrupts:          | none                         |
15 60 zero_gravi
|=======================
16
 
17 61 zero_gravi
[NOTE]
18 64 zero_gravi
The actual DMEM is split into two design files: a plain entity definition (`neorv32_dmem.entity.vhd`) and the actual
19
architecture definition (`mem/neorv32_dmem.default.vhd`). This **default architecture** provides a _generic_ and
20
_platform independent_ memory design that (should) infers embedded memory block. You can replace/modify the architecture
21
source file in order to use platform-specific features (like advanced memory resources) or to improve technology mapping
22
and/or timing.
23 61 zero_gravi
 
24 60 zero_gravi
Implementation of the processor-internal data memory is enabled via the processor's _MEM_INT_DMEM_EN_
25
generic. The size in bytes is defined via the _MEM_INT_DMEM_SIZE_ generic. If the DMEM is implemented,
26
the memory is mapped into the data memory space and located right at the beginning of the data memory
27
space (default `dspace_base_c` = 0x80000000). The DMEM is always implemented as RAM.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.