OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [docs/] [datasheet/] [soc_imem.adoc] - Blame information for rev 72

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 60 zero_gravi
<<<
2
:sectnums:
3
==== Instruction Memory (IMEM)
4
 
5
[cols="<3,<3,<4"]
6
[frame="topbot",grid="none"]
7
|=======================
8 64 zero_gravi
| Hardware source file(s): | neorv32_imem.entity.vhd      | entity-only definition
9
|                          | mem/neorv32_imem.default.vhd | default _platform-agnostic_ memory architecture
10
| Software driver file(s): | none                         | _implicitly used_
11
| Top entity port:         | none                         |
12
| Configuration generics:  | _MEM_INT_IMEM_EN_            | implement processor-internal IMEM when _true_
13
|                          | _MEM_INT_IMEM_SIZE_          | IMEM size in bytes
14 72 zero_gravi
|                          | _INT_BOOTLOADER_EN_          | use internal bootloader when _true_ (implements IMEM as _uninitialized_ RAM, otherwise the IMEM is implemented an _pre-intialized_ ROM)
15 64 zero_gravi
| CPU interrupts:          | none                         |
16 60 zero_gravi
|=======================
17
 
18
Implementation of the processor-internal instruction memory is enabled via the processor's
19
_MEM_INT_IMEM_EN_ generic. The size in bytes is defined via the _MEM_INT_IMEM_SIZE_ generic. If the
20
IMEM is implemented, the memory is mapped into the instruction memory space and located right at the
21
beginning of the instruction memory space (default `ispace_base_c` = 0x00000000).
22
 
23 70 zero_gravi
By default the IMEM is implemented as true RAM so the content can be modified during run time. This is
24 60 zero_gravi
required when using a bootloader that can update the content of the IMEM at any time. If you do not need
25 65 zero_gravi
the bootloader anymore - since your application development has completed and you want the program to
26
permanently reside in the internal instruction memory - the IMEM is automatically implemented as _pre-intialized_
27 61 zero_gravi
ROM when the processor-internal bootloader is disabled (_INT_BOOTLOADER_EN_ = _false_).
28 60 zero_gravi
 
29 70 zero_gravi
When the IMEM is implemented as ROM, it will be initialized during synthesis (actually, by the bitstream)
30
with the actual application program image. The compiler toolchain will generate a VHDL initialization
31 60 zero_gravi
file `rtl/core/neorv32_application_image.vhd`, which is automatically inserted into the IMEM. If
32 70 zero_gravi
the IMEM is implemented as RAM (default), the memory will **not be initialized at all**.
33
 
34
[NOTE]
35
The actual IMEM is split into two design files: a plain entity definition (`neorv32_imem.entity.vhd`) and the actual
36
architecture definition (`mem/neorv32_imem.default.vhd`). This **default architecture** provides a _generic_ and
37
_platform independent_ memory design that (should) infers embedded memory block. You can replace/modify the architecture
38
source file in order to use platform-specific features (like advanced memory resources) or to improve technology mapping
39
and/or timing.
40 72 zero_gravi
 
41
[NOTE]
42
If the IMEM is implemented as true ROM any write attempt to it will raise a _store access fault_ exception.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.