Back to project
URL
https://opencores.org/ocsvn/neorv32/neorv32/trunk
[/ ] [neorv32/ ] [trunk/ ] [rtl/ ] [README.md ] - Blame information for rev 44
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No.
Rev
Author
Line
1
22
zero_gravi
## VHDL Source File Folders
2
3
35
zero_gravi
### [`core`](https://github.com/stnolting/neorv32/tree/master/rtl/core)
4
22
zero_gravi
5
This folder contains the the core VHDL files for the NEORV32 CPU and the NEORV32 Processor. When creating a new synthesis/simulation project make
6
sure that all `*.vhd` files from this folder are added to a **new** design library called `neorv32`.
7
8
35
zero_gravi
### [`fpga_specifc`](https://github.com/stnolting/neorv32/tree/master/rtl/fpga_specific)
9
22
zero_gravi
10
This folder provides FPGA- or technology-specific *alternatives* for certain CPU and/or processor modules (for example optimized memory modules using
11
FPGA-specific primitves).
12
13
35
zero_gravi
### [`top_templates`](https://github.com/stnolting/neorv32/tree/master/rtl/top_templates)
14
22
zero_gravi
15
Alternative top entities for the CPU and/or the processor. Actually, these *alternative* top entities are wrappers, which instantiate the *real* top entity of
16
processor/CPU and provide a different interface.
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.