OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [rtl/] [core/] [mem/] [README.md] - Blame information for rev 70

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 68 zero_gravi
# Processor Memory Source Files
2
 
3
This folder provides the architecture-only VHDL sources for the processor-internal memories
4
(instruction memory "IMEM", data memory "DMEM"). Different implementations are available - but
5
only **one** version of each (IMEM and DMEM) has to be added as actual source files.
6
 
7
For the first implementation the `*.default.vhd` files should be selected. The HDL style for describing
8
memories used by these files has proven **platform-independence** across several FPGA architectures and toolchains.
9
 
10 70 zero_gravi
If synthesis fails to infer actual block RAM resources from these default files, try the legacy `*.legacy.vhd` files, which
11 68 zero_gravi
provide a different HDL style. These files are intended for legacy support of older Intel/Altera Quartus versions (13.0 and older). However,
12
these files do **not** use platform-specific macros or primitives - so they might also work for other FPGAs and toolchains.
13
 
14
:warning: Make sure to add the selected files from this folder also to the `neorv32` design library.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.