OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sw/] [example/] [bitmanip_test/] [README.md] - Blame information for rev 65

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 63 zero_gravi
# NEORV32 Bit-Manipulation `B` Extension (`Zbb` sub-extension)
2
 
3
:warning: The RISC-V bit-manipulation extension is frozen but not yet officially ratified.
4
 
5
:warning: The NEORV32 bit manipulation extensions only supports the `Zbb` sub-extension
6
(basic bit-manipulation operation) yet.
7
 
8
The provided test program `main.c` verifies all currently implemented instruction by checking the results against a pure-software emulation model.
9
The emulation functions as well as the available **intrinsics** for the `Zbb` extension are located in `neorv32_b_extension_intrinsics.h`.
10
 
11
:information_source: More information regarding the RISC-V bit manipulation extension can be found in the officail GitHub repo:
12
[github.com/riscv/riscv-bitmanip](https://github.com/riscv/riscv-bitmanip).
13
The specification of the bit-manipulation spec supported by the NEORV32 can be found in `docs/references/bitmanip-draft.pdf`.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.