URL
https://opencores.org/ocsvn/neorv32/neorv32/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
66 |
zero_gravi |
# NEORV32 Bit-Manipulation `B` Extension
|
2 |
63 |
zero_gravi |
|
3 |
|
|
:warning: The RISC-V bit-manipulation extension is frozen but not yet officially ratified.
|
4 |
|
|
|
5 |
66 |
zero_gravi |
:warning: The NEORV32 bit manipulation extensions `B` only supports the `Zbb` and `Zba` sub-extension
|
6 |
63 |
zero_gravi |
(basic bit-manipulation operation) yet.
|
7 |
|
|
|
8 |
|
|
The provided test program `main.c` verifies all currently implemented instruction by checking the results against a pure-software emulation model.
|
9 |
66 |
zero_gravi |
The emulation functions as well as the available **intrinsics** for the sub-extension are located in `neorv32_b_extension_intrinsics.h`.
|
10 |
63 |
zero_gravi |
|
11 |
|
|
:information_source: More information regarding the RISC-V bit manipulation extension can be found in the officail GitHub repo:
|
12 |
|
|
[github.com/riscv/riscv-bitmanip](https://github.com/riscv/riscv-bitmanip).
|
13 |
|
|
The specification of the bit-manipulation spec supported by the NEORV32 can be found in `docs/references/bitmanip-draft.pdf`.
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.