OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sw/] [example/] [demo_trng/] [main.c] - Blame information for rev 44

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 zero_gravi
// #################################################################################################
2
// # << NEORV32 - TRNG Demo Program >>                                                             #
3
// # ********************************************************************************************* #
4
// # BSD 3-Clause License                                                                          #
5
// #                                                                                               #
6 44 zero_gravi
// # Copyright (c) 2021, Stephan Nolting. All rights reserved.                                     #
7 2 zero_gravi
// #                                                                                               #
8
// # Redistribution and use in source and binary forms, with or without modification, are          #
9
// # permitted provided that the following conditions are met:                                     #
10
// #                                                                                               #
11
// # 1. Redistributions of source code must retain the above copyright notice, this list of        #
12
// #    conditions and the following disclaimer.                                                   #
13
// #                                                                                               #
14
// # 2. Redistributions in binary form must reproduce the above copyright notice, this list of     #
15
// #    conditions and the following disclaimer in the documentation and/or other materials        #
16
// #    provided with the distribution.                                                            #
17
// #                                                                                               #
18
// # 3. Neither the name of the copyright holder nor the names of its contributors may be used to  #
19
// #    endorse or promote products derived from this software without specific prior written      #
20
// #    permission.                                                                                #
21
// #                                                                                               #
22
// # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS   #
23
// # OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF               #
24
// # MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE    #
25
// # COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,     #
26
// # EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE #
27
// # GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED    #
28
// # AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING     #
29
// # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED  #
30
// # OF THE POSSIBILITY OF SUCH DAMAGE.                                                            #
31
// # ********************************************************************************************* #
32
// # The NEORV32 Processor - https://github.com/stnolting/neorv32              (c) Stephan Nolting #
33
// #################################################################################################
34
 
35
 
36
/**********************************************************************//**
37
 * @file demo_trng/main.c
38
 * @author Stephan Nolting
39
 * @brief TRNG demo program.
40
 **************************************************************************/
41
 
42
#include <neorv32.h>
43
 
44
 
45
/**********************************************************************//**
46
 * @name User configuration
47
 **************************************************************************/
48
/**@{*/
49
/** UART BAUD rate */
50
#define BAUD_RATE 19200
51
/**@}*/
52
 
53
 
54
 
55
/**********************************************************************//**
56
 * This program generates a simple dimming sequence for PWM channel 0,1,2.
57
 *
58
 * @note This program requires the UART and the TRNG to be synthesized.
59
 *
60
 * @return Irrelevant.
61
 **************************************************************************/
62
int main(void) {
63
 
64
  uint8_t lucky_numbers_5of50[5];
65
  uint8_t lucky_numbers_2of10[2];
66
 
67 23 zero_gravi
  int err;
68
  uint8_t i, j, probe;
69
  uint8_t trng_data;
70 2 zero_gravi
  unsigned int num_samples;
71
 
72
  // check if UART unit is implemented at all
73
  if (neorv32_uart_available() == 0) {
74
    return 0;
75
  }
76
 
77
  // capture all exceptions and give debug info via UART
78
  // this is not required, but keeps us safe
79 14 zero_gravi
  neorv32_rte_setup();
80 2 zero_gravi
 
81
 
82 42 zero_gravi
  // init UART at default baud rate, no parity bits, no rx interrupt, no tx interrupt
83
  neorv32_uart_setup(BAUD_RATE, 0b00, 0, 0);
84 2 zero_gravi
 
85 44 zero_gravi
  // check available hardware extensions and compare with compiler flags
86
  neorv32_rte_check_isa(0); // silent = 0 -> show message if isa mismatch
87
 
88 2 zero_gravi
  // intro
89
  neorv32_uart_printf("\n--- TRNG Demo ---\n\n");
90
 
91
  // check if TRNG unit is implemented at all
92
  if (neorv32_trng_available() == 0) {
93
    neorv32_uart_printf("No TRNG implemented.");
94
    return 0;
95
  }
96
 
97 23 zero_gravi
  // enable TRNG
98
  neorv32_trng_enable();
99 2 zero_gravi
 
100
  while(1) {
101
 
102
    // main menu
103
    neorv32_uart_printf("\nCommands:\n"
104
                        " n: Print 8-bit random numbers (abort by pressing any key)\n"
105
                        " l: Print your lucky numbers\n");
106
 
107
    neorv32_uart_printf("CMD:> ");
108
    char cmd = neorv32_uart_getc();
109
    neorv32_uart_putc(cmd); // echo
110
    neorv32_uart_printf("\n");
111
 
112
    // output RND data
113
    if (cmd == 'n') {
114
      num_samples = 0;
115
      while(1) {
116 23 zero_gravi
        err = neorv32_trng_get(&trng_data);
117
        if (err) {
118
          neorv32_uart_printf("\nTRNG error (%i)!\n", err);
119 2 zero_gravi
          break;
120
        }
121 23 zero_gravi
        neorv32_uart_printf("%u ", (uint32_t)(trng_data));
122 2 zero_gravi
        num_samples++;
123
        if (neorv32_uart_char_received()) { // abort when key pressed
124
          neorv32_uart_printf("\nPrinted samples: %u", num_samples);
125
          break;
126
        }
127
      }
128
    }
129
 
130
    // print lucky numbers
131
    if (cmd == 'l') {
132 23 zero_gravi
      // reset arrays
133 2 zero_gravi
      for (i=0; i<5; i++) {
134
        lucky_numbers_5of50[i] = 0;
135
      }
136
      lucky_numbers_2of10[0] = 0;
137
      lucky_numbers_2of10[1] = 0;
138
 
139
      // get numbers
140
      i = 0;
141
      while (i<5) {
142 23 zero_gravi
        err = neorv32_trng_get(&trng_data);
143
        if (err) {
144
          neorv32_uart_printf("\nTRNG error (%i)!\n", err);
145 2 zero_gravi
          break;
146
        }
147
        // valid range?
148 23 zero_gravi
        if ((trng_data == 0) || (trng_data > 50)) {
149 2 zero_gravi
          continue;
150
        }
151
        // already sampled?
152 23 zero_gravi
        probe = 0;
153 2 zero_gravi
        for (j=0; j<5; j++) {
154 23 zero_gravi
          if (lucky_numbers_5of50[j] == trng_data) {
155
            probe++;
156 2 zero_gravi
          }
157
        }
158 23 zero_gravi
        if (probe) {
159
          continue;
160
        }
161
        else {
162
          lucky_numbers_5of50[i] = trng_data;
163
          i++;
164
        }
165 2 zero_gravi
      }
166
 
167
      // get numbers part 2
168
      i = 0;
169
      while (i<2) {
170 23 zero_gravi
        err = neorv32_trng_get(&trng_data);
171
        if (err) {
172
          neorv32_uart_printf("\nTRNG error (%i)!\n", err);
173 2 zero_gravi
          break;
174
        }
175
        // valid range?
176 23 zero_gravi
        if ((trng_data == 0) || (trng_data > 10)) {
177 2 zero_gravi
          continue;
178
        }
179
        // already sampled?
180 23 zero_gravi
        probe = 0;
181 2 zero_gravi
        for (j=0; j<2; j++) {
182 23 zero_gravi
          if (lucky_numbers_2of10[j] == trng_data) {
183
            probe++;
184 2 zero_gravi
          }
185
        }
186 23 zero_gravi
        if (probe) {
187
          continue;
188
        }
189
        else {
190
          lucky_numbers_2of10[i] = trng_data;
191
          i++;
192
        }
193 2 zero_gravi
      }
194
 
195
      // output
196
      neorv32_uart_printf("\n");
197
      for (j=0; j<5; j++) {
198
        if (i==4) {
199
          neorv32_uart_printf("%u", (uint32_t)lucky_numbers_5of50[j]);
200
        }
201
        else {
202
          neorv32_uart_printf("%u, ", (uint32_t)lucky_numbers_5of50[j]);
203
        }
204
      }
205
      neorv32_uart_printf("\nLucky numbers: %u, %u\n", (uint32_t)lucky_numbers_2of10[0], (uint32_t)lucky_numbers_2of10[1]);
206
 
207
    }
208
  }
209
 
210
  return 0;
211
}
212
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.