1 |
2 |
zero_gravi |
// #################################################################################################
|
2 |
|
|
// # << NEORV32: neorv32_pwm.c - Pulse Width Modulation Controller (PWM) HW Driver >> #
|
3 |
|
|
// # ********************************************************************************************* #
|
4 |
|
|
// # BSD 3-Clause License #
|
5 |
|
|
// # #
|
6 |
44 |
zero_gravi |
// # Copyright (c) 2021, Stephan Nolting. All rights reserved. #
|
7 |
2 |
zero_gravi |
// # #
|
8 |
|
|
// # Redistribution and use in source and binary forms, with or without modification, are #
|
9 |
|
|
// # permitted provided that the following conditions are met: #
|
10 |
|
|
// # #
|
11 |
|
|
// # 1. Redistributions of source code must retain the above copyright notice, this list of #
|
12 |
|
|
// # conditions and the following disclaimer. #
|
13 |
|
|
// # #
|
14 |
|
|
// # 2. Redistributions in binary form must reproduce the above copyright notice, this list of #
|
15 |
|
|
// # conditions and the following disclaimer in the documentation and/or other materials #
|
16 |
|
|
// # provided with the distribution. #
|
17 |
|
|
// # #
|
18 |
|
|
// # 3. Neither the name of the copyright holder nor the names of its contributors may be used to #
|
19 |
|
|
// # endorse or promote products derived from this software without specific prior written #
|
20 |
|
|
// # permission. #
|
21 |
|
|
// # #
|
22 |
|
|
// # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS #
|
23 |
|
|
// # OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF #
|
24 |
|
|
// # MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE #
|
25 |
|
|
// # COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, #
|
26 |
|
|
// # EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE #
|
27 |
|
|
// # GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED #
|
28 |
|
|
// # AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING #
|
29 |
|
|
// # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED #
|
30 |
|
|
// # OF THE POSSIBILITY OF SUCH DAMAGE. #
|
31 |
|
|
// # ********************************************************************************************* #
|
32 |
|
|
// # The NEORV32 Processor - https://github.com/stnolting/neorv32 (c) Stephan Nolting #
|
33 |
|
|
// #################################################################################################
|
34 |
|
|
|
35 |
|
|
|
36 |
|
|
/**********************************************************************//**
|
37 |
|
|
* @file neorv32_pwm.c
|
38 |
|
|
* @brief Pulse-Width Modulation Controller (PWM) HW driver source file.
|
39 |
|
|
*
|
40 |
44 |
zero_gravi |
* @note These functions should only be used if the PWM unit was synthesized (IO_PWM_EN = true).
|
41 |
2 |
zero_gravi |
**************************************************************************/
|
42 |
|
|
|
43 |
|
|
#include "neorv32.h"
|
44 |
|
|
#include "neorv32_pwm.h"
|
45 |
|
|
|
46 |
|
|
|
47 |
|
|
/**********************************************************************//**
|
48 |
|
|
* Check if PWM unit was synthesized.
|
49 |
|
|
*
|
50 |
|
|
* @return 0 if PWM was not synthesized, 1 if PWM is available.
|
51 |
|
|
**************************************************************************/
|
52 |
|
|
int neorv32_pwm_available(void) {
|
53 |
|
|
|
54 |
64 |
zero_gravi |
if (NEORV32_SYSINFO.SOC & (1 << SYSINFO_SOC_IO_PWM)) {
|
55 |
2 |
zero_gravi |
return 1;
|
56 |
|
|
}
|
57 |
|
|
else {
|
58 |
|
|
return 0;
|
59 |
|
|
}
|
60 |
|
|
}
|
61 |
|
|
|
62 |
|
|
|
63 |
|
|
/**********************************************************************//**
|
64 |
64 |
zero_gravi |
* Enable and configure pulse width modulation controller. The PWM control register bits are listed in #NEORV32_PWM_CTRL_enum.
|
65 |
2 |
zero_gravi |
*
|
66 |
|
|
* @param[in] prsc Clock prescaler select (0..7). See #NEORV32_CLOCK_PRSC_enum.
|
67 |
|
|
**************************************************************************/
|
68 |
|
|
void neorv32_pwm_setup(uint8_t prsc) {
|
69 |
|
|
|
70 |
64 |
zero_gravi |
NEORV32_PWM.CTRL = 0; // reset
|
71 |
2 |
zero_gravi |
|
72 |
|
|
uint32_t ct_enable = 1;
|
73 |
64 |
zero_gravi |
ct_enable = ct_enable << PWM_CTRL_EN;
|
74 |
2 |
zero_gravi |
|
75 |
|
|
uint32_t ct_prsc = (uint32_t)(prsc & 0x07);
|
76 |
64 |
zero_gravi |
ct_prsc = ct_prsc << PWM_CTRL_PRSC0;
|
77 |
2 |
zero_gravi |
|
78 |
64 |
zero_gravi |
NEORV32_PWM.CTRL = ct_enable | ct_prsc;
|
79 |
2 |
zero_gravi |
}
|
80 |
|
|
|
81 |
|
|
|
82 |
|
|
/**********************************************************************//**
|
83 |
|
|
* Disable pulse width modulation controller.
|
84 |
|
|
**************************************************************************/
|
85 |
|
|
void neorv32_pwm_disable(void) {
|
86 |
|
|
|
87 |
64 |
zero_gravi |
NEORV32_PWM.CTRL &= ~((uint32_t)(1 << PWM_CTRL_EN));
|
88 |
2 |
zero_gravi |
}
|
89 |
|
|
|
90 |
|
|
|
91 |
|
|
/**********************************************************************//**
|
92 |
61 |
zero_gravi |
* Enable pulse width modulation controller.
|
93 |
|
|
**************************************************************************/
|
94 |
|
|
void neorv32_pwm_enable(void) {
|
95 |
|
|
|
96 |
64 |
zero_gravi |
NEORV32_PWM.CTRL |= ((uint32_t)(1 << PWM_CTRL_EN));
|
97 |
61 |
zero_gravi |
}
|
98 |
|
|
|
99 |
|
|
|
100 |
|
|
/**********************************************************************//**
|
101 |
60 |
zero_gravi |
* Get number of implemented channels.
|
102 |
|
|
* @warning This function will override all duty cycle configuration registers.
|
103 |
2 |
zero_gravi |
*
|
104 |
60 |
zero_gravi |
* @return Number of implemented channels.
|
105 |
|
|
**************************************************************************/
|
106 |
|
|
int neorv32_pmw_get_num_channels(void) {
|
107 |
|
|
|
108 |
|
|
neorv32_pwm_disable();
|
109 |
|
|
|
110 |
|
|
uint8_t index = 0;
|
111 |
|
|
uint8_t cnt = 0;
|
112 |
|
|
|
113 |
|
|
for (index=0; index<60; index++) {
|
114 |
|
|
neorv32_pwm_set(index, 1);
|
115 |
|
|
cnt += neorv32_pwm_get(index);
|
116 |
|
|
}
|
117 |
|
|
|
118 |
|
|
return (int)cnt;
|
119 |
|
|
}
|
120 |
|
|
|
121 |
|
|
|
122 |
|
|
/**********************************************************************//**
|
123 |
|
|
* Set duty cycle for channel.
|
124 |
|
|
*
|
125 |
|
|
* @param[in] channel Channel select (0..59).
|
126 |
2 |
zero_gravi |
* @param[in] duty Duty cycle (0..255).
|
127 |
|
|
**************************************************************************/
|
128 |
|
|
void neorv32_pwm_set(uint8_t channel, uint8_t duty) {
|
129 |
|
|
|
130 |
60 |
zero_gravi |
if (channel > 59) {
|
131 |
|
|
return; // out-of-range
|
132 |
|
|
}
|
133 |
2 |
zero_gravi |
|
134 |
60 |
zero_gravi |
// read-modify-write
|
135 |
2 |
zero_gravi |
uint32_t duty_mask = 0xff;
|
136 |
|
|
uint32_t duty_new = (uint32_t)duty;
|
137 |
|
|
|
138 |
64 |
zero_gravi |
duty_mask = duty_mask << ((channel % 4) * 8);
|
139 |
|
|
duty_new = duty_new << ((channel % 4) * 8);
|
140 |
2 |
zero_gravi |
|
141 |
64 |
zero_gravi |
uint32_t duty_cycle = NEORV32_PWM.DUTY[channel/4];
|
142 |
35 |
zero_gravi |
|
143 |
|
|
duty_cycle &= ~duty_mask; // clear previous duty cycle
|
144 |
|
|
duty_cycle |= duty_new; // set new duty cycle
|
145 |
|
|
|
146 |
64 |
zero_gravi |
NEORV32_PWM.DUTY[channel/4] = duty_cycle;
|
147 |
2 |
zero_gravi |
}
|
148 |
60 |
zero_gravi |
|
149 |
|
|
|
150 |
|
|
/**********************************************************************//**
|
151 |
|
|
* Get duty cycle from channel.
|
152 |
|
|
*
|
153 |
|
|
* @param[in] channel Channel select (0..59).
|
154 |
|
|
* @return Duty cycle (0..255) of channel 'channel'.
|
155 |
|
|
**************************************************************************/
|
156 |
|
|
uint8_t neorv32_pwm_get(uint8_t channel) {
|
157 |
|
|
|
158 |
|
|
if (channel > 59) {
|
159 |
|
|
return 0; // out-of-range
|
160 |
|
|
}
|
161 |
|
|
|
162 |
64 |
zero_gravi |
uint32_t reg_data = NEORV32_PWM.DUTY[channel/4] >> (((channel % 4) * 8));
|
163 |
60 |
zero_gravi |
|
164 |
64 |
zero_gravi |
return (uint8_t)reg_data;
|
165 |
60 |
zero_gravi |
}
|