OpenCores
URL https://opencores.org/ocsvn/next186_soc_pc/next186_soc_pc/trunk

Subversion Repositories next186_soc_pc

[/] [next186_soc_pc/] [trunk/] [HW/] [ipcore_dir/] [summary.log] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ndumitrach
 
2
User Configuration
3
-------------------------------------
4
Algorithm                               :       Minimum_Area
5
Memory Type                             :       True_Dual_Port_RAM
6
Port A Read Width               :       8
7
Port B Read Width               :       8
8
Port A Write Width              :       8
9
Port B Write Width              :       8
10
Memory Depth                    :       4096
11
--------------------------------------------------------------
12
 
13
Block RAM resource(s) (18K BRAMs)               : 2
14
--------------------------------------------------------------
15
Clock A Frequency               :  100
16
Port A Enable Rate              :  100
17
Port A Write Rate               :  50
18
----------------------------------------------------------
19
Estimated Power for IP : 10.400848 mW
20
----------------------------------------------------------

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.