OpenCores
URL https://opencores.org/ocsvn/nfcc/nfcc/trunk

Subversion Repositories nfcc

[/] [nfcc/] [trunk/] [rijndael/] [cipher/] [cipher.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 arif_endro
#
2
 
3
add wave sim:/cipher/pt
4
add wave sim:/cipher/key
5
add wave sim:/cipher/ct
6
add wave sim:/cipher/cti
7
add wave sim:/cipher/v
8
add wave sim:/cipher/nk
9
add wave sim:/cipher/ldpt
10
add wave sim:/cipher/ldk
11
add wave sim:/cipher/ld
12
add wave sim:/cipher/ldi1
13
add wave sim:/cipher/ldrs
14
add wave sim:/cipher/clk
15
add wave sim:/cipher/cnt
16
add wave sim:/cipher/ct2b
17
add wave sim:/cipher/cnts
18
add wave sim:/cipher/rst
19
add wave sim:/cipher/crst
20
add wave sim:/cipher/rsts
21
add wave sim:/cipher/swp
22
add wave sim:/cipher/swp1
23
add wave sim:/cipher/wsb1
24
add wave sim:/cipher/wsb2
25
add wave sim:/cipher/wsr
26
add wave sim:/cipher/wmc
27
add wave sim:/cipher/ssm
28
add wave sim:/cipher/last
29
add wave sim:/cipher/rk
30
add wave sim:/cipher/int
31
add wave sim:/cipher/int1
32
add wave sim:/cipher/int2
33
 
34
force -freeze sim:/cipher/clk 1 0, 0 {50 ns} -r 100
35
force -freeze sim:/cipher/rst 1 0
36
run 100ns
37
force -freeze sim:/cipher/rst 0 0
38
force -freeze sim:/cipher/ldpt 1 0
39
force -freeze sim:/cipher/ldk 1 0
40
force -freeze sim:/cipher/nk 0100 0
41
force -freeze sim:/cipher/pt  x"3243f6a8" 0
42
force -freeze sim:/cipher/key x"2b7e1516" 0
43
run 100ns
44
force -freeze sim:/cipher/pt  x"885a308d" 0
45
force -freeze sim:/cipher/key x"28aed2a6" 0
46
run 100ns
47
force -freeze sim:/cipher/pt  x"313198a2" 0
48
force -freeze sim:/cipher/key x"abf71588" 0
49
run 100ns
50
force -freeze sim:/cipher/pt  x"e0370734" 0
51
force -freeze sim:/cipher/key x"09cf4f3c" 0
52
run 100ns
53
force -freeze sim:/cipher/ldpt 0 0
54
force -freeze sim:/cipher/ldk 0 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.