OpenCores
URL https://opencores.org/ocsvn/nlprg/nlprg/trunk

Subversion Repositories nlprg

[/] [nlprg/] [trunk/] [nlprg/] [rtl/] [nlprg10.v] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 fra93 
/*
2 
 * Generated by Digital. Don't modify this file!
3 
 * Any changes will be lost if this file is regenerated.
4 
 */
5 
 
6 
module DIG_D_FF_AS_1bit
7 
#(
8 
    parameter Default = 0
9 
)
10 
(
11 
   input Set,
12 
   input D,
13 
   input C,
14 
   input Clr,
15 
   output Q,
16 
   output \~Q
17 
);
18 
    reg state;
19 
 
20 
    assign Q = state;
21 
    assign \~Q  = ~state;
22 
 
23 
    always @ (posedge C or posedge Clr or posedge Set)
24 
    begin
25 
        if (Set)
26 
            state <= 1'b1;
27 
        else if (Clr)
28 
            state <= 'h0;
29 
        else
30 
            state <= D;
31 
    end
32 
 
33 
    initial begin
34 
        state = Default;
35 
    end
36 
endmodule
37 
 
38 
module nlprg10 (
39 
  input ck,
40 
  input rst,
41 
  output [9:0] o
42 
);
43 
  wire o0;
44 
  wire o1;
45 
  wire o2;
46 
  wire o3;
47 
  wire o4;
48 
  wire o5;
49 
  wire o6;
50 
  wire o7;
51 
  wire o8;
52 
  wire o9;
53 
  wire s0;
54 
  wire s1;
55 
  wire s2;
56 
  wire s3;
57 
  wire s4;
58 
  DIG_D_FF_AS_1bit #(
59 
    .Default(0)
60 
  )
61 
  DIG_D_FF_AS_1bit_i0 (
62 
    .Set( 1'b0 ),
63 
    .D( s0 ),
64 
    .C( ck ),
65 
    .Clr( rst ),
66 
    .Q( o0 )
67 
  );
68 
  DIG_D_FF_AS_1bit #(
69 
    .Default(0)
70 
  )
71 
  DIG_D_FF_AS_1bit_i1 (
72 
    .Set( 1'b0 ),
73 
    .D( s1 ),
74 
    .C( ck ),
75 
    .Clr( rst ),
76 
    .Q( o2 )
77 
  );
78 
  DIG_D_FF_AS_1bit #(
79 
    .Default(0)
80 
  )
81 
  DIG_D_FF_AS_1bit_i2 (
82 
    .Set( 1'b0 ),
83 
    .D( s2 ),
84 
    .C( ck ),
85 
    .Clr( rst ),
86 
    .Q( o1 )
87 
  );
88 
  DIG_D_FF_AS_1bit #(
89 
    .Default(0)
90 
  )
91 
  DIG_D_FF_AS_1bit_i3 (
92 
    .Set( 1'b0 ),
93 
    .D( s3 ),
94 
    .C( ck ),
95 
    .Clr( rst ),
96 
    .Q( o3 )
97 
  );
98 
  DIG_D_FF_AS_1bit #(
99 
    .Default(0)
100 
  )
101 
  DIG_D_FF_AS_1bit_i4 (
102 
    .Set( 1'b0 ),
103 
    .D( s4 ),
104 
    .C( ck ),
105 
    .Clr( rst ),
106 
    .Q( o4 )
107 
  );
108 
  DIG_D_FF_AS_1bit #(
109 
    .Default(0)
110 
  )
111 
  DIG_D_FF_AS_1bit_i5 (
112 
    .Set( 1'b0 ),
113 
    .D( o4 ),
114 
    .C( ck ),
115 
    .Clr( rst ),
116 
    .Q( o5 )
117 
  );
118 
  DIG_D_FF_AS_1bit #(
119 
    .Default(0)
120 
  )
121 
  DIG_D_FF_AS_1bit_i6 (
122 
    .Set( 1'b0 ),
123 
    .D( o5 ),
124 
    .C( ck ),
125 
    .Clr( rst ),
126 
    .Q( o6 )
127 
  );
128 
  DIG_D_FF_AS_1bit #(
129 
    .Default(0)
130 
  )
131 
  DIG_D_FF_AS_1bit_i7 (
132 
    .Set( 1'b0 ),
133 
    .D( o6 ),
134 
    .C( ck ),
135 
    .Clr( rst ),
136 
    .Q( o7 )
137 
  );
138 
  DIG_D_FF_AS_1bit #(
139 
    .Default(0)
140 
  )
141 
  DIG_D_FF_AS_1bit_i8 (
142 
    .Set( 1'b0 ),
143 
    .D( o7 ),
144 
    .C( ck ),
145 
    .Clr( rst ),
146 
    .Q( o8 )
147 
  );
148 
  DIG_D_FF_AS_1bit #(
149 
    .Default(0)
150 
  )
151 
  DIG_D_FF_AS_1bit_i9 (
152 
    .Set( 1'b0 ),
153 
    .D( o8 ),
154 
    .C( ck ),
155 
    .Clr( rst ),
156 
    .Q( o9 )
157 
  );
158 
  assign o[0] = o0;
159 
  assign o[1] = o1;
160 
  assign o[2] = o2;
161 
  assign o[3] = o3;
162 
  assign o[4] = o4;
163 
  assign o[5] = o5;
164 
  assign o[6] = o6;
165 
  assign o[7] = o7;
166 
  assign o[8] = o8;
167 
  assign o[9] = o9;
168 
  assign s0 = ~ ((o7 ^ o9) ^ o4);
169 
  assign s2 = ((o6 ^ o8) ^ o0);
170 
  assign s1 = ((o9 ^ o7) ^ o1);
171 
  assign s4 = (~ (o7 ^ o3) ^ ((o2 & (o1 & o0)) & ((~ (o9 | o8) & ~ (o7 | o6)) & ~ (o5 | o4))));
172 
  assign s3 = ((o4 ^ o5) ^ o2);
173 
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.