OpenCores
URL https://opencores.org/ocsvn/nlprg/nlprg/trunk

Subversion Repositories nlprg

[/] [nlprg/] [trunk/] [nlprg/] [rtl/] [nlprg13.v] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 fra93 
/*
2 
 * Generated by Digital. Don't modify this file!
3 
 * Any changes will be lost if this file is regenerated.
4 
 */
5 
 
6 
module DIG_D_FF_AS_1bit
7 
#(
8 
    parameter Default = 0
9 
)
10 
(
11 
   input Set,
12 
   input D,
13 
   input C,
14 
   input Clr,
15 
   output Q,
16 
   output \~Q
17 
);
18 
    reg state;
19 
 
20 
    assign Q = state;
21 
    assign \~Q  = ~state;
22 
 
23 
    always @ (posedge C or posedge Clr or posedge Set)
24 
    begin
25 
        if (Set)
26 
            state <= 1'b1;
27 
        else if (Clr)
28 
            state <= 'h0;
29 
        else
30 
            state <= D;
31 
    end
32 
 
33 
    initial begin
34 
        state = Default;
35 
    end
36 
endmodule
37 
 
38 
module nlprg13 (
39 
  input ck,
40 
  input rst,
41 
  output [12:0] o
42 
);
43 
  wire o0;
44 
  wire o1;
45 
  wire o2;
46 
  wire o3;
47 
  wire o4;
48 
  wire o5;
49 
  wire o6;
50 
  wire o7;
51 
  wire o8;
52 
  wire o9;
53 
  wire o10;
54 
  wire o11;
55 
  wire o12;
56 
  wire s0;
57 
  wire s1;
58 
  wire s2;
59 
  wire s3;
60 
  wire s4;
61 
  DIG_D_FF_AS_1bit #(
62 
    .Default(0)
63 
  )
64 
  DIG_D_FF_AS_1bit_i0 (
65 
    .Set( 1'b0 ),
66 
    .D( s0 ),
67 
    .C( ck ),
68 
    .Clr( rst ),
69 
    .Q( o0 )
70 
  );
71 
  DIG_D_FF_AS_1bit #(
72 
    .Default(0)
73 
  )
74 
  DIG_D_FF_AS_1bit_i1 (
75 
    .Set( 1'b0 ),
76 
    .D( s1 ),
77 
    .C( ck ),
78 
    .Clr( rst ),
79 
    .Q( o2 )
80 
  );
81 
  DIG_D_FF_AS_1bit #(
82 
    .Default(0)
83 
  )
84 
  DIG_D_FF_AS_1bit_i2 (
85 
    .Set( 1'b0 ),
86 
    .D( s2 ),
87 
    .C( ck ),
88 
    .Clr( rst ),
89 
    .Q( o1 )
90 
  );
91 
  DIG_D_FF_AS_1bit #(
92 
    .Default(0)
93 
  )
94 
  DIG_D_FF_AS_1bit_i3 (
95 
    .Set( 1'b0 ),
96 
    .D( s3 ),
97 
    .C( ck ),
98 
    .Clr( rst ),
99 
    .Q( o3 )
100 
  );
101 
  DIG_D_FF_AS_1bit #(
102 
    .Default(0)
103 
  )
104 
  DIG_D_FF_AS_1bit_i4 (
105 
    .Set( 1'b0 ),
106 
    .D( s4 ),
107 
    .C( ck ),
108 
    .Clr( rst ),
109 
    .Q( o4 )
110 
  );
111 
  DIG_D_FF_AS_1bit #(
112 
    .Default(0)
113 
  )
114 
  DIG_D_FF_AS_1bit_i5 (
115 
    .Set( 1'b0 ),
116 
    .D( o4 ),
117 
    .C( ck ),
118 
    .Clr( rst ),
119 
    .Q( o5 )
120 
  );
121 
  DIG_D_FF_AS_1bit #(
122 
    .Default(0)
123 
  )
124 
  DIG_D_FF_AS_1bit_i6 (
125 
    .Set( 1'b0 ),
126 
    .D( o5 ),
127 
    .C( ck ),
128 
    .Clr( rst ),
129 
    .Q( o6 )
130 
  );
131 
  DIG_D_FF_AS_1bit #(
132 
    .Default(0)
133 
  )
134 
  DIG_D_FF_AS_1bit_i7 (
135 
    .Set( 1'b0 ),
136 
    .D( o6 ),
137 
    .C( ck ),
138 
    .Clr( rst ),
139 
    .Q( o7 )
140 
  );
141 
  DIG_D_FF_AS_1bit #(
142 
    .Default(0)
143 
  )
144 
  DIG_D_FF_AS_1bit_i8 (
145 
    .Set( 1'b0 ),
146 
    .D( o7 ),
147 
    .C( ck ),
148 
    .Clr( rst ),
149 
    .Q( o8 )
150 
  );
151 
  DIG_D_FF_AS_1bit #(
152 
    .Default(0)
153 
  )
154 
  DIG_D_FF_AS_1bit_i9 (
155 
    .Set( 1'b0 ),
156 
    .D( o8 ),
157 
    .C( ck ),
158 
    .Clr( rst ),
159 
    .Q( o9 )
160 
  );
161 
  DIG_D_FF_AS_1bit #(
162 
    .Default(0)
163 
  )
164 
  DIG_D_FF_AS_1bit_i10 (
165 
    .Set( 1'b0 ),
166 
    .D( o9 ),
167 
    .C( ck ),
168 
    .Clr( rst ),
169 
    .Q( o10 )
170 
  );
171 
  DIG_D_FF_AS_1bit #(
172 
    .Default(0)
173 
  )
174 
  DIG_D_FF_AS_1bit_i11 (
175 
    .Set( 1'b0 ),
176 
    .D( o10 ),
177 
    .C( ck ),
178 
    .Clr( rst ),
179 
    .Q( o11 )
180 
  );
181 
  DIG_D_FF_AS_1bit #(
182 
    .Default(0)
183 
  )
184 
  DIG_D_FF_AS_1bit_i12 (
185 
    .Set( 1'b0 ),
186 
    .D( o11 ),
187 
    .C( ck ),
188 
    .Clr( rst ),
189 
    .Q( o12 )
190 
  );
191 
  assign o[0] = o0;
192 
  assign o[1] = o1;
193 
  assign o[2] = o2;
194 
  assign o[3] = o3;
195 
  assign o[4] = o4;
196 
  assign o[5] = o5;
197 
  assign o[6] = o6;
198 
  assign o[7] = o7;
199 
  assign o[8] = o8;
200 
  assign o[9] = o9;
201 
  assign o[10] = o10;
202 
  assign o[11] = o11;
203 
  assign o[12] = o12;
204 
  assign s0 = ~ ((o11 ^ o12) ^ o4);
205 
  assign s2 = ((o8 ^ o10) ^ o0);
206 
  assign s1 = ((o6 ^ o9) ^ o1);
207 
  assign s4 = (~ (o4 ^ o3) ^ ((o2 & (o1 & o0)) & ((~ (o12 | o11) & ~ (o10 | o9)) & ((~ (o8 | o7) & ~ (o6 | o5)) & ~ o4))));
208 
  assign s3 = ((o4 ^ o7) ^ o2);
209 
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.